174 lines
5.5 KiB
C
174 lines
5.5 KiB
C
/*
|
|
* Copyright (c) 2010, Mariano Alvira <mar@devl.org> and other contributors
|
|
* to the MC1322x project (http://mc1322x.devl.org)
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. Neither the name of the Institute nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE INSTITUTE AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE INSTITUTE OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* This file is part of libmc1322x: see http://mc1322x.devl.org
|
|
* for details.
|
|
*
|
|
*
|
|
*/
|
|
|
|
#ifndef ISR_H
|
|
#define ISR_H
|
|
|
|
#define INTBASE (0x80020000)
|
|
|
|
#include <stdint.h>
|
|
|
|
/* Structure-based ITC access */
|
|
#define __INTERRUPT_union(x) \
|
|
union { \
|
|
uint32_t x; \
|
|
struct ITC_##x { \
|
|
uint32_t ASM:1; \
|
|
uint32_t UART1:1; \
|
|
uint32_t UART2:1; \
|
|
uint32_t CRM:1; \
|
|
uint32_t I2C:1; \
|
|
uint32_t TMR:1; \
|
|
uint32_t SPIF:1; \
|
|
uint32_t MACA:1; \
|
|
uint32_t SSI:1; \
|
|
uint32_t ADC:1; \
|
|
uint32_t SPI:1; \
|
|
uint32_t :21; \
|
|
} x##bits; \
|
|
};
|
|
|
|
struct ITC_struct {
|
|
union {
|
|
uint32_t INTCNTL;
|
|
struct ITC_INTCNTL {
|
|
uint32_t :19;
|
|
uint32_t FIAD:1;
|
|
uint32_t NIAD:1;
|
|
uint32_t :11;
|
|
} INTCNTLbits;
|
|
};
|
|
uint32_t NIMASK;
|
|
uint32_t INTENNUM;
|
|
uint32_t INTDISNUM;
|
|
__INTERRUPT_union(INTENABLE);
|
|
__INTERRUPT_union(INTTYPE);
|
|
uint32_t reserved[4];
|
|
uint32_t NIVECTOR;
|
|
uint32_t FIVECTOR;
|
|
__INTERRUPT_union(INTSRC);
|
|
__INTERRUPT_union(INTFRC);
|
|
__INTERRUPT_union(NIPEND);
|
|
__INTERRUPT_union(FIPEND);
|
|
};
|
|
#undef __INTERRUPT_union
|
|
|
|
static volatile struct ITC_struct * const ITC = (void *) (INTBASE);
|
|
|
|
|
|
/* Old register definitions, for compatibility */
|
|
#ifndef REG_NO_COMPAT
|
|
|
|
#define INTCNTL_OFF (0x0)
|
|
#define INTENNUM_OFF (0x8)
|
|
#define INTDISNUM_OFF (0xC)
|
|
#define INTENABLE_OFF (0x10)
|
|
#define INTSRC_OFF (0x30)
|
|
#define INTFRC_OFF (0x34)
|
|
#define NIPEND_OFF (0x38)
|
|
|
|
static volatile uint32_t * const INTCNTL = ((volatile uint32_t *) (INTBASE + INTCNTL_OFF));
|
|
static volatile uint32_t * const INTENNUM = ((volatile uint32_t *) (INTBASE + INTENNUM_OFF));
|
|
static volatile uint32_t * const INTDISNUM = ((volatile uint32_t *) (INTBASE + INTDISNUM_OFF));
|
|
static volatile uint32_t * const INTENABLE = ((volatile uint32_t *) (INTBASE + INTENABLE_OFF));
|
|
static volatile uint32_t * const INTSRC = ((volatile uint32_t *) (INTBASE + INTSRC_OFF));
|
|
static volatile uint32_t * const INTFRC = ((volatile uint32_t *) (INTBASE + INTFRC_OFF));
|
|
static volatile uint32_t * const NIPEND = ((volatile uint32_t *) (INTBASE + NIPEND_OFF));
|
|
|
|
enum interrupt_nums {
|
|
INT_NUM_ASM = 0,
|
|
INT_NUM_UART1,
|
|
INT_NUM_UART2,
|
|
INT_NUM_CRM,
|
|
INT_NUM_I2C,
|
|
INT_NUM_TMR,
|
|
INT_NUM_SPIF,
|
|
INT_NUM_MACA,
|
|
INT_NUM_SSI,
|
|
INT_NUM_ADC,
|
|
INT_NUM_SPI,
|
|
};
|
|
|
|
#define global_irq_disable() (set_bit(*INTCNTL,20))
|
|
#define global_irq_enable() (clear_bit(*INTCNTL,20))
|
|
|
|
#define enable_irq(irq) (*INTENNUM = INT_NUM_##irq)
|
|
#define disable_irq(irq) (*INTDISNUM = INT_NUM_##irq)
|
|
|
|
#define safe_irq_disable(x) volatile uint32_t saved_irq; saved_irq = *INTENABLE; disable_irq(x)
|
|
#define irq_restore() *INTENABLE = saved_irq
|
|
|
|
#endif /* REG_NO_COMPAT */
|
|
|
|
/* Macro to safely disable all interrupts for a block of code.
|
|
Use it like this:
|
|
disable_int({
|
|
asdf = 1234;
|
|
printf("hi\r\n");
|
|
});
|
|
*/
|
|
#define __int_top() volatile uint32_t saved_intenable
|
|
#define __int_disable() saved_intenable = ITC->INTENABLE; ITC->INTENABLE = 0
|
|
#define __int_enable() ITC->INTENABLE = saved_intenable
|
|
#define disable_int(x) do { \
|
|
__int_top(); \
|
|
__int_disable(); \
|
|
x; \
|
|
__int_enable(); } while(0)
|
|
|
|
|
|
extern void tmr0_isr(void) __attribute__((weak));
|
|
extern void tmr1_isr(void) __attribute__((weak));
|
|
extern void tmr2_isr(void) __attribute__((weak));
|
|
extern void tmr3_isr(void) __attribute__((weak));
|
|
|
|
extern void rtc_isr(void) __attribute__((weak));
|
|
extern void kbi4_isr(void) __attribute__((weak));
|
|
extern void kbi5_isr(void) __attribute__((weak));
|
|
extern void kbi6_isr(void) __attribute__((weak));
|
|
extern void kbi7_isr(void) __attribute__((weak));
|
|
|
|
extern void cal_isr(void) __attribute__((weak));
|
|
|
|
extern void uart1_isr(void) __attribute__((weak));
|
|
extern void uart2_isr(void) __attribute__((weak));
|
|
|
|
extern void maca_isr(void) __attribute__((weak));
|
|
|
|
extern void asm_isr(void) __attribute__((weak));
|
|
|
|
extern void i2c_isr(void) __attribute__((weak));
|
|
|
|
#endif
|