2010-02-26 16:15:26 -05:00
|
|
|
#include <mc1322x.h>
|
|
|
|
#include <types.h>
|
2009-04-20 18:38:45 -04:00
|
|
|
|
2009-04-24 15:42:15 -04:00
|
|
|
__attribute__ ((section (".irq")))
|
|
|
|
__attribute__ ((interrupt("IRQ")))
|
|
|
|
void irq(void)
|
2009-04-20 18:38:45 -04:00
|
|
|
{
|
2010-03-04 18:52:04 -05:00
|
|
|
uint32_t pending;
|
|
|
|
|
|
|
|
while (pending = *NIPEND) {
|
|
|
|
|
|
|
|
if(bit_is_set(pending, INT_NUM_TMR)) {
|
|
|
|
/* dispatch to individual timer isrs if they exist */
|
|
|
|
/* timer isrs are responsible for determining if they
|
|
|
|
* caused an interrupt */
|
|
|
|
/* and clearing their own interrupt flags */
|
|
|
|
if(tmr0_isr != 0) { tmr0_isr(); }
|
|
|
|
if(tmr1_isr != 0) { tmr1_isr(); }
|
|
|
|
if(tmr2_isr != 0) { tmr2_isr(); }
|
|
|
|
if(tmr3_isr != 0) { tmr3_isr(); }
|
|
|
|
}
|
|
|
|
if(bit_is_set(pending, INT_NUM_MACA)) {
|
|
|
|
if(maca_isr != 0) { maca_isr(); }
|
|
|
|
}
|
|
|
|
if(bit_is_set(pending, INT_NUM_UART1)) {
|
|
|
|
if(uart1_isr != 0) { uart1_isr(); }
|
|
|
|
}
|
|
|
|
if(bit_is_set(pending, INT_NUM_CRM)) {
|
|
|
|
if(rtc_wu_evt() && (rtc_isr != 0)) { rtc_isr(); }
|
|
|
|
if(kbi_evnt(4) && (kbi4_isr != 0)) { kbi4_isr(); }
|
|
|
|
if(kbi_evnt(5) && (kbi5_isr != 0)) { kbi5_isr(); }
|
|
|
|
if(kbi_evnt(6) && (kbi6_isr != 0)) { kbi6_isr(); }
|
|
|
|
if(kbi_evnt(7) && (kbi7_isr != 0)) { kbi7_isr(); }
|
|
|
|
}
|
|
|
|
}
|
2009-04-20 18:38:45 -04:00
|
|
|
}
|