40 lines
900 B
C
40 lines
900 B
C
#ifndef CONFIG_H
|
|
#define CONFIG_H
|
|
|
|
/* Baud rate */
|
|
#define MOD 9999
|
|
/* 230400 bps, INC=767, MOD=9999, 24Mhz 16x samp */
|
|
/* 115200 bps, INC=767, MOD=9999, 24Mhz 8x samp */
|
|
#define INC 767
|
|
/* 921600 bps, MOD=9999, 24Mhz 16x samp */
|
|
//#define INC 3071
|
|
#define SAMP UCON_SAMP_8X
|
|
//#define SAMP UCON_SAMP_16X
|
|
|
|
/* use uart1 for console */
|
|
#define uart_init uart1_init
|
|
|
|
/* nvm-read */
|
|
#define READ_ADDR 0x1E000
|
|
#define READ_NBYTES 8
|
|
|
|
/* nvm-write */
|
|
#define WRITE_NBYTES 8
|
|
#define WRITE_ADDR 0x1e000
|
|
#define WRITEVAL0 0xdeadbeef
|
|
#define WRITEVAL1 0xdeadbeef
|
|
|
|
/* romimg */
|
|
#define DUMP_BASE 0x00000000
|
|
#define DUMP_LEN 0x00014000
|
|
|
|
/* flasher */
|
|
/* if both BOOT_OK and BOOT_SECURE are 0 then flash image will not be bootable */
|
|
/* if both are 1 then flash image will be secure */
|
|
#define BOOT_OK 1
|
|
#define BOOT_SECURE 0
|
|
|
|
/* sleep */
|
|
#undef USE_32KHZ /* board should have a HAS_32KHZ define */
|
|
|
|
#endif
|