7604 lines
481 KiB
C
7604 lines
481 KiB
C
/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
|
|
* File Name : stm32f10x_map.h
|
|
* Author : MCD Application Team
|
|
* Version : V2.0.3
|
|
* Date : 09/22/2008
|
|
* Description : This file contains all the peripheral register's definitions,
|
|
* bits definitions and memory mapping.
|
|
********************************************************************************
|
|
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
|
|
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
|
|
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
|
|
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
|
|
* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
|
|
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
|
|
*******************************************************************************/
|
|
|
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
|
#ifndef __STM32F10x_MAP_H
|
|
#define __STM32F10x_MAP_H
|
|
|
|
#ifndef EXT
|
|
#define EXT extern
|
|
#endif /* EXT */
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "stm32f10x_conf.h"
|
|
#include "stm32f10x_type.h"
|
|
#include "cortexm3_macro.h"
|
|
|
|
/* Exported types ------------------------------------------------------------*/
|
|
/******************************************************************************/
|
|
/* Peripheral registers structures */
|
|
/******************************************************************************/
|
|
|
|
/*------------------------ Analog to Digital Converter -----------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 SR;
|
|
vu32 CR1;
|
|
vu32 CR2;
|
|
vu32 SMPR1;
|
|
vu32 SMPR2;
|
|
vu32 JOFR1;
|
|
vu32 JOFR2;
|
|
vu32 JOFR3;
|
|
vu32 JOFR4;
|
|
vu32 HTR;
|
|
vu32 LTR;
|
|
vu32 SQR1;
|
|
vu32 SQR2;
|
|
vu32 SQR3;
|
|
vu32 JSQR;
|
|
vu32 JDR1;
|
|
vu32 JDR2;
|
|
vu32 JDR3;
|
|
vu32 JDR4;
|
|
vu32 DR;
|
|
} ADC_TypeDef;
|
|
|
|
/*------------------------ Backup Registers ----------------------------------*/
|
|
typedef struct
|
|
{
|
|
u32 RESERVED0;
|
|
vu16 DR1;
|
|
u16 RESERVED1;
|
|
vu16 DR2;
|
|
u16 RESERVED2;
|
|
vu16 DR3;
|
|
u16 RESERVED3;
|
|
vu16 DR4;
|
|
u16 RESERVED4;
|
|
vu16 DR5;
|
|
u16 RESERVED5;
|
|
vu16 DR6;
|
|
u16 RESERVED6;
|
|
vu16 DR7;
|
|
u16 RESERVED7;
|
|
vu16 DR8;
|
|
u16 RESERVED8;
|
|
vu16 DR9;
|
|
u16 RESERVED9;
|
|
vu16 DR10;
|
|
u16 RESERVED10;
|
|
vu16 RTCCR;
|
|
u16 RESERVED11;
|
|
vu16 CR;
|
|
u16 RESERVED12;
|
|
vu16 CSR;
|
|
u16 RESERVED13[5];
|
|
vu16 DR11;
|
|
u16 RESERVED14;
|
|
vu16 DR12;
|
|
u16 RESERVED15;
|
|
vu16 DR13;
|
|
u16 RESERVED16;
|
|
vu16 DR14;
|
|
u16 RESERVED17;
|
|
vu16 DR15;
|
|
u16 RESERVED18;
|
|
vu16 DR16;
|
|
u16 RESERVED19;
|
|
vu16 DR17;
|
|
u16 RESERVED20;
|
|
vu16 DR18;
|
|
u16 RESERVED21;
|
|
vu16 DR19;
|
|
u16 RESERVED22;
|
|
vu16 DR20;
|
|
u16 RESERVED23;
|
|
vu16 DR21;
|
|
u16 RESERVED24;
|
|
vu16 DR22;
|
|
u16 RESERVED25;
|
|
vu16 DR23;
|
|
u16 RESERVED26;
|
|
vu16 DR24;
|
|
u16 RESERVED27;
|
|
vu16 DR25;
|
|
u16 RESERVED28;
|
|
vu16 DR26;
|
|
u16 RESERVED29;
|
|
vu16 DR27;
|
|
u16 RESERVED30;
|
|
vu16 DR28;
|
|
u16 RESERVED31;
|
|
vu16 DR29;
|
|
u16 RESERVED32;
|
|
vu16 DR30;
|
|
u16 RESERVED33;
|
|
vu16 DR31;
|
|
u16 RESERVED34;
|
|
vu16 DR32;
|
|
u16 RESERVED35;
|
|
vu16 DR33;
|
|
u16 RESERVED36;
|
|
vu16 DR34;
|
|
u16 RESERVED37;
|
|
vu16 DR35;
|
|
u16 RESERVED38;
|
|
vu16 DR36;
|
|
u16 RESERVED39;
|
|
vu16 DR37;
|
|
u16 RESERVED40;
|
|
vu16 DR38;
|
|
u16 RESERVED41;
|
|
vu16 DR39;
|
|
u16 RESERVED42;
|
|
vu16 DR40;
|
|
u16 RESERVED43;
|
|
vu16 DR41;
|
|
u16 RESERVED44;
|
|
vu16 DR42;
|
|
u16 RESERVED45;
|
|
} BKP_TypeDef;
|
|
|
|
/*------------------------ Controller Area Network ---------------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 TIR;
|
|
vu32 TDTR;
|
|
vu32 TDLR;
|
|
vu32 TDHR;
|
|
} CAN_TxMailBox_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
vu32 RIR;
|
|
vu32 RDTR;
|
|
vu32 RDLR;
|
|
vu32 RDHR;
|
|
} CAN_FIFOMailBox_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
vu32 FR1;
|
|
vu32 FR2;
|
|
} CAN_FilterRegister_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
vu32 MCR;
|
|
vu32 MSR;
|
|
vu32 TSR;
|
|
vu32 RF0R;
|
|
vu32 RF1R;
|
|
vu32 IER;
|
|
vu32 ESR;
|
|
vu32 BTR;
|
|
u32 RESERVED0[88];
|
|
CAN_TxMailBox_TypeDef sTxMailBox[3];
|
|
CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
|
|
u32 RESERVED1[12];
|
|
vu32 FMR;
|
|
vu32 FM1R;
|
|
u32 RESERVED2;
|
|
vu32 FS1R;
|
|
u32 RESERVED3;
|
|
vu32 FFA1R;
|
|
u32 RESERVED4;
|
|
vu32 FA1R;
|
|
u32 RESERVED5[8];
|
|
CAN_FilterRegister_TypeDef sFilterRegister[14];
|
|
} CAN_TypeDef;
|
|
|
|
/*------------------------ CRC calculation unit ------------------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 DR;
|
|
vu8 IDR;
|
|
u8 RESERVED0;
|
|
u16 RESERVED1;
|
|
vu32 CR;
|
|
} CRC_TypeDef;
|
|
|
|
|
|
/*------------------------ Digital to Analog Converter -----------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 CR;
|
|
vu32 SWTRIGR;
|
|
vu32 DHR12R1;
|
|
vu32 DHR12L1;
|
|
vu32 DHR8R1;
|
|
vu32 DHR12R2;
|
|
vu32 DHR12L2;
|
|
vu32 DHR8R2;
|
|
vu32 DHR12RD;
|
|
vu32 DHR12LD;
|
|
vu32 DHR8RD;
|
|
vu32 DOR1;
|
|
vu32 DOR2;
|
|
} DAC_TypeDef;
|
|
|
|
/*------------------------ Debug MCU -----------------------------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 IDCODE;
|
|
vu32 CR;
|
|
}DBGMCU_TypeDef;
|
|
|
|
/*------------------------ DMA Controller ------------------------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 CCR;
|
|
vu32 CNDTR;
|
|
vu32 CPAR;
|
|
vu32 CMAR;
|
|
} DMA_Channel_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
vu32 ISR;
|
|
vu32 IFCR;
|
|
} DMA_TypeDef;
|
|
|
|
/*------------------------ External Interrupt/Event Controller ---------------*/
|
|
typedef struct
|
|
{
|
|
vu32 IMR;
|
|
vu32 EMR;
|
|
vu32 RTSR;
|
|
vu32 FTSR;
|
|
vu32 SWIER;
|
|
vu32 PR;
|
|
} EXTI_TypeDef;
|
|
|
|
/*------------------------ FLASH and Option Bytes Registers ------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 ACR;
|
|
vu32 KEYR;
|
|
vu32 OPTKEYR;
|
|
vu32 SR;
|
|
vu32 CR;
|
|
vu32 AR;
|
|
vu32 RESERVED;
|
|
vu32 OBR;
|
|
vu32 WRPR;
|
|
} FLASH_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
vu16 RDP;
|
|
vu16 USER;
|
|
vu16 Data0;
|
|
vu16 Data1;
|
|
vu16 WRP0;
|
|
vu16 WRP1;
|
|
vu16 WRP2;
|
|
vu16 WRP3;
|
|
} OB_TypeDef;
|
|
|
|
/*------------------------ Flexible Static Memory Controller -----------------*/
|
|
typedef struct
|
|
{
|
|
vu32 BTCR[8];
|
|
} FSMC_Bank1_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
vu32 BWTR[7];
|
|
} FSMC_Bank1E_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
vu32 PCR2;
|
|
vu32 SR2;
|
|
vu32 PMEM2;
|
|
vu32 PATT2;
|
|
u32 RESERVED0;
|
|
vu32 ECCR2;
|
|
} FSMC_Bank2_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
vu32 PCR3;
|
|
vu32 SR3;
|
|
vu32 PMEM3;
|
|
vu32 PATT3;
|
|
u32 RESERVED0;
|
|
vu32 ECCR3;
|
|
} FSMC_Bank3_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
vu32 PCR4;
|
|
vu32 SR4;
|
|
vu32 PMEM4;
|
|
vu32 PATT4;
|
|
vu32 PIO4;
|
|
} FSMC_Bank4_TypeDef;
|
|
|
|
/*------------------------ General Purpose and Alternate Function IO ---------*/
|
|
typedef struct
|
|
{
|
|
vu32 CRL;
|
|
vu32 CRH;
|
|
vu32 IDR;
|
|
vu32 ODR;
|
|
vu32 BSRR;
|
|
vu32 BRR;
|
|
vu32 LCKR;
|
|
} GPIO_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
vu32 EVCR;
|
|
vu32 MAPR;
|
|
vu32 EXTICR[4];
|
|
} AFIO_TypeDef;
|
|
|
|
/*------------------------ Inter-integrated Circuit Interface ----------------*/
|
|
typedef struct
|
|
{
|
|
vu16 CR1;
|
|
u16 RESERVED0;
|
|
vu16 CR2;
|
|
u16 RESERVED1;
|
|
vu16 OAR1;
|
|
u16 RESERVED2;
|
|
vu16 OAR2;
|
|
u16 RESERVED3;
|
|
vu16 DR;
|
|
u16 RESERVED4;
|
|
vu16 SR1;
|
|
u16 RESERVED5;
|
|
vu16 SR2;
|
|
u16 RESERVED6;
|
|
vu16 CCR;
|
|
u16 RESERVED7;
|
|
vu16 TRISE;
|
|
u16 RESERVED8;
|
|
} I2C_TypeDef;
|
|
|
|
/*------------------------ Independent WATCHDOG ------------------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 KR;
|
|
vu32 PR;
|
|
vu32 RLR;
|
|
vu32 SR;
|
|
} IWDG_TypeDef;
|
|
|
|
/*------------------------ Nested Vectored Interrupt Controller --------------*/
|
|
typedef struct
|
|
{
|
|
vu32 ISER[2];
|
|
u32 RESERVED0[30];
|
|
vu32 ICER[2];
|
|
u32 RSERVED1[30];
|
|
vu32 ISPR[2];
|
|
u32 RESERVED2[30];
|
|
vu32 ICPR[2];
|
|
u32 RESERVED3[30];
|
|
vu32 IABR[2];
|
|
u32 RESERVED4[62];
|
|
vu32 IPR[15];
|
|
} NVIC_TypeDef;
|
|
|
|
typedef struct
|
|
{
|
|
vuc32 CPUID;
|
|
vu32 ICSR;
|
|
vu32 VTOR;
|
|
vu32 AIRCR;
|
|
vu32 SCR;
|
|
vu32 CCR;
|
|
vu32 SHPR[3];
|
|
vu32 SHCSR;
|
|
vu32 CFSR;
|
|
vu32 HFSR;
|
|
vu32 DFSR;
|
|
vu32 MMFAR;
|
|
vu32 BFAR;
|
|
vu32 AFSR;
|
|
} SCB_TypeDef;
|
|
|
|
/*------------------------ Power Control -------------------------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 CR;
|
|
vu32 CSR;
|
|
} PWR_TypeDef;
|
|
|
|
/*------------------------ Reset and Clock Control ---------------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 CR;
|
|
vu32 CFGR;
|
|
vu32 CIR;
|
|
vu32 APB2RSTR;
|
|
vu32 APB1RSTR;
|
|
vu32 AHBENR;
|
|
vu32 APB2ENR;
|
|
vu32 APB1ENR;
|
|
vu32 BDCR;
|
|
vu32 CSR;
|
|
} RCC_TypeDef;
|
|
|
|
/*------------------------ Real-Time Clock -----------------------------------*/
|
|
typedef struct
|
|
{
|
|
vu16 CRH;
|
|
u16 RESERVED0;
|
|
vu16 CRL;
|
|
u16 RESERVED1;
|
|
vu16 PRLH;
|
|
u16 RESERVED2;
|
|
vu16 PRLL;
|
|
u16 RESERVED3;
|
|
vu16 DIVH;
|
|
u16 RESERVED4;
|
|
vu16 DIVL;
|
|
u16 RESERVED5;
|
|
vu16 CNTH;
|
|
u16 RESERVED6;
|
|
vu16 CNTL;
|
|
u16 RESERVED7;
|
|
vu16 ALRH;
|
|
u16 RESERVED8;
|
|
vu16 ALRL;
|
|
u16 RESERVED9;
|
|
} RTC_TypeDef;
|
|
|
|
/*------------------------ SD host Interface ---------------------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 POWER;
|
|
vu32 CLKCR;
|
|
vu32 ARG;
|
|
vu32 CMD;
|
|
vuc32 RESPCMD;
|
|
vuc32 RESP1;
|
|
vuc32 RESP2;
|
|
vuc32 RESP3;
|
|
vuc32 RESP4;
|
|
vu32 DTIMER;
|
|
vu32 DLEN;
|
|
vu32 DCTRL;
|
|
vuc32 DCOUNT;
|
|
vuc32 STA;
|
|
vu32 ICR;
|
|
vu32 MASK;
|
|
u32 RESERVED0[2];
|
|
vuc32 FIFOCNT;
|
|
u32 RESERVED1[13];
|
|
vu32 FIFO;
|
|
} SDIO_TypeDef;
|
|
|
|
/*------------------------ Serial Peripheral Interface -----------------------*/
|
|
typedef struct
|
|
{
|
|
vu16 CR1;
|
|
u16 RESERVED0;
|
|
vu16 CR2;
|
|
u16 RESERVED1;
|
|
vu16 SR;
|
|
u16 RESERVED2;
|
|
vu16 DR;
|
|
u16 RESERVED3;
|
|
vu16 CRCPR;
|
|
u16 RESERVED4;
|
|
vu16 RXCRCR;
|
|
u16 RESERVED5;
|
|
vu16 TXCRCR;
|
|
u16 RESERVED6;
|
|
vu16 I2SCFGR;
|
|
u16 RESERVED7;
|
|
vu16 I2SPR;
|
|
u16 RESERVED8;
|
|
} SPI_TypeDef;
|
|
|
|
/*------------------------ SystemTick ----------------------------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 CTRL;
|
|
vu32 LOAD;
|
|
vu32 VAL;
|
|
vuc32 CALIB;
|
|
} SysTick_TypeDef;
|
|
|
|
/*------------------------ TIM -----------------------------------------------*/
|
|
typedef struct
|
|
{
|
|
vu16 CR1;
|
|
u16 RESERVED0;
|
|
vu16 CR2;
|
|
u16 RESERVED1;
|
|
vu16 SMCR;
|
|
u16 RESERVED2;
|
|
vu16 DIER;
|
|
u16 RESERVED3;
|
|
vu16 SR;
|
|
u16 RESERVED4;
|
|
vu16 EGR;
|
|
u16 RESERVED5;
|
|
vu16 CCMR1;
|
|
u16 RESERVED6;
|
|
vu16 CCMR2;
|
|
u16 RESERVED7;
|
|
vu16 CCER;
|
|
u16 RESERVED8;
|
|
vu16 CNT;
|
|
u16 RESERVED9;
|
|
vu16 PSC;
|
|
u16 RESERVED10;
|
|
vu16 ARR;
|
|
u16 RESERVED11;
|
|
vu16 RCR;
|
|
u16 RESERVED12;
|
|
vu16 CCR1;
|
|
u16 RESERVED13;
|
|
vu16 CCR2;
|
|
u16 RESERVED14;
|
|
vu16 CCR3;
|
|
u16 RESERVED15;
|
|
vu16 CCR4;
|
|
u16 RESERVED16;
|
|
vu16 BDTR;
|
|
u16 RESERVED17;
|
|
vu16 DCR;
|
|
u16 RESERVED18;
|
|
vu16 DMAR;
|
|
u16 RESERVED19;
|
|
} TIM_TypeDef;
|
|
|
|
/*----------------- Universal Synchronous Asynchronous Receiver Transmitter --*/
|
|
typedef struct
|
|
{
|
|
vu16 SR;
|
|
u16 RESERVED0;
|
|
vu16 DR;
|
|
u16 RESERVED1;
|
|
vu16 BRR;
|
|
u16 RESERVED2;
|
|
vu16 CR1;
|
|
u16 RESERVED3;
|
|
vu16 CR2;
|
|
u16 RESERVED4;
|
|
vu16 CR3;
|
|
u16 RESERVED5;
|
|
vu16 GTPR;
|
|
u16 RESERVED6;
|
|
} USART_TypeDef;
|
|
|
|
/*------------------------ Window WATCHDOG -----------------------------------*/
|
|
typedef struct
|
|
{
|
|
vu32 CR;
|
|
vu32 CFR;
|
|
vu32 SR;
|
|
} WWDG_TypeDef;
|
|
|
|
/******************************************************************************/
|
|
/* Peripheral memory map */
|
|
/******************************************************************************/
|
|
/* Peripheral and SRAM base address in the alias region */
|
|
#define PERIPH_BB_BASE ((u32)0x42000000)
|
|
#define SRAM_BB_BASE ((u32)0x22000000)
|
|
|
|
/* Peripheral and SRAM base address in the bit-band region */
|
|
#define SRAM_BASE ((u32)0x20000000)
|
|
#define PERIPH_BASE ((u32)0x40000000)
|
|
|
|
/* FSMC registers base address */
|
|
#define FSMC_R_BASE ((u32)0xA0000000)
|
|
|
|
/* Peripheral memory map */
|
|
#define APB1PERIPH_BASE PERIPH_BASE
|
|
#define APB2PERIPH_BASE (PERIPH_BASE + 0x10000)
|
|
#define AHBPERIPH_BASE (PERIPH_BASE + 0x20000)
|
|
|
|
#define TIM2_BASE (APB1PERIPH_BASE + 0x0000)
|
|
#define TIM3_BASE (APB1PERIPH_BASE + 0x0400)
|
|
#define TIM4_BASE (APB1PERIPH_BASE + 0x0800)
|
|
#define TIM5_BASE (APB1PERIPH_BASE + 0x0C00)
|
|
#define TIM6_BASE (APB1PERIPH_BASE + 0x1000)
|
|
#define TIM7_BASE (APB1PERIPH_BASE + 0x1400)
|
|
#define RTC_BASE (APB1PERIPH_BASE + 0x2800)
|
|
#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
|
|
#define IWDG_BASE (APB1PERIPH_BASE + 0x3000)
|
|
#define SPI2_BASE (APB1PERIPH_BASE + 0x3800)
|
|
#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00)
|
|
#define USART2_BASE (APB1PERIPH_BASE + 0x4400)
|
|
#define USART3_BASE (APB1PERIPH_BASE + 0x4800)
|
|
#define UART4_BASE (APB1PERIPH_BASE + 0x4C00)
|
|
#define UART5_BASE (APB1PERIPH_BASE + 0x5000)
|
|
#define I2C1_BASE (APB1PERIPH_BASE + 0x5400)
|
|
#define I2C2_BASE (APB1PERIPH_BASE + 0x5800)
|
|
#define CAN_BASE (APB1PERIPH_BASE + 0x6400)
|
|
#define BKP_BASE (APB1PERIPH_BASE + 0x6C00)
|
|
#define PWR_BASE (APB1PERIPH_BASE + 0x7000)
|
|
#define DAC_BASE (APB1PERIPH_BASE + 0x7400)
|
|
|
|
#define AFIO_BASE (APB2PERIPH_BASE + 0x0000)
|
|
#define EXTI_BASE (APB2PERIPH_BASE + 0x0400)
|
|
#define GPIOA_BASE (APB2PERIPH_BASE + 0x0800)
|
|
#define GPIOB_BASE (APB2PERIPH_BASE + 0x0C00)
|
|
#define GPIOC_BASE (APB2PERIPH_BASE + 0x1000)
|
|
#define GPIOD_BASE (APB2PERIPH_BASE + 0x1400)
|
|
#define GPIOE_BASE (APB2PERIPH_BASE + 0x1800)
|
|
#define GPIOF_BASE (APB2PERIPH_BASE + 0x1C00)
|
|
#define GPIOG_BASE (APB2PERIPH_BASE + 0x2000)
|
|
#define ADC1_BASE (APB2PERIPH_BASE + 0x2400)
|
|
#define ADC2_BASE (APB2PERIPH_BASE + 0x2800)
|
|
#define TIM1_BASE (APB2PERIPH_BASE + 0x2C00)
|
|
#define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
|
|
#define TIM8_BASE (APB2PERIPH_BASE + 0x3400)
|
|
#define USART1_BASE (APB2PERIPH_BASE + 0x3800)
|
|
#define ADC3_BASE (APB2PERIPH_BASE + 0x3C00)
|
|
|
|
#define SDIO_BASE (PERIPH_BASE + 0x18000)
|
|
|
|
#define DMA1_BASE (AHBPERIPH_BASE + 0x0000)
|
|
#define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008)
|
|
#define DMA1_Channel2_BASE (AHBPERIPH_BASE + 0x001C)
|
|
#define DMA1_Channel3_BASE (AHBPERIPH_BASE + 0x0030)
|
|
#define DMA1_Channel4_BASE (AHBPERIPH_BASE + 0x0044)
|
|
#define DMA1_Channel5_BASE (AHBPERIPH_BASE + 0x0058)
|
|
#define DMA1_Channel6_BASE (AHBPERIPH_BASE + 0x006C)
|
|
#define DMA1_Channel7_BASE (AHBPERIPH_BASE + 0x0080)
|
|
#define DMA2_BASE (AHBPERIPH_BASE + 0x0400)
|
|
#define DMA2_Channel1_BASE (AHBPERIPH_BASE + 0x0408)
|
|
#define DMA2_Channel2_BASE (AHBPERIPH_BASE + 0x041C)
|
|
#define DMA2_Channel3_BASE (AHBPERIPH_BASE + 0x0430)
|
|
#define DMA2_Channel4_BASE (AHBPERIPH_BASE + 0x0444)
|
|
#define DMA2_Channel5_BASE (AHBPERIPH_BASE + 0x0458)
|
|
#define RCC_BASE (AHBPERIPH_BASE + 0x1000)
|
|
#define CRC_BASE (AHBPERIPH_BASE + 0x3000)
|
|
|
|
/* Flash registers base address */
|
|
#define FLASH_R_BASE (AHBPERIPH_BASE + 0x2000)
|
|
/* Flash Option Bytes base address */
|
|
#define OB_BASE ((u32)0x1FFFF800)
|
|
|
|
/* FSMC Bankx registers base address */
|
|
#define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000)
|
|
#define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104)
|
|
#define FSMC_Bank2_R_BASE (FSMC_R_BASE + 0x0060)
|
|
#define FSMC_Bank3_R_BASE (FSMC_R_BASE + 0x0080)
|
|
#define FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0)
|
|
|
|
/* Debug MCU registers base address */
|
|
#define DBGMCU_BASE ((u32)0xE0042000)
|
|
|
|
/* System Control Space memory map */
|
|
#define SCS_BASE ((u32)0xE000E000)
|
|
|
|
#define SysTick_BASE (SCS_BASE + 0x0010)
|
|
#define NVIC_BASE (SCS_BASE + 0x0100)
|
|
#define SCB_BASE (SCS_BASE + 0x0D00)
|
|
|
|
/******************************************************************************/
|
|
/* Peripheral declaration */
|
|
/******************************************************************************/
|
|
|
|
/*------------------------ Non Debug Mode ------------------------------------*/
|
|
#ifndef DEBUG
|
|
#ifdef _TIM2
|
|
#define TIM2 ((TIM_TypeDef *) TIM2_BASE)
|
|
#endif /*_TIM2 */
|
|
|
|
#ifdef _TIM3
|
|
#define TIM3 ((TIM_TypeDef *) TIM3_BASE)
|
|
#endif /*_TIM3 */
|
|
|
|
#ifdef _TIM4
|
|
#define TIM4 ((TIM_TypeDef *) TIM4_BASE)
|
|
#endif /*_TIM4 */
|
|
|
|
#ifdef _TIM5
|
|
#define TIM5 ((TIM_TypeDef *) TIM5_BASE)
|
|
#endif /*_TIM5 */
|
|
|
|
#ifdef _TIM6
|
|
#define TIM6 ((TIM_TypeDef *) TIM6_BASE)
|
|
#endif /*_TIM6 */
|
|
|
|
#ifdef _TIM7
|
|
#define TIM7 ((TIM_TypeDef *) TIM7_BASE)
|
|
#endif /*_TIM7 */
|
|
|
|
#ifdef _RTC
|
|
#define RTC ((RTC_TypeDef *) RTC_BASE)
|
|
#endif /*_RTC */
|
|
|
|
#ifdef _WWDG
|
|
#define WWDG ((WWDG_TypeDef *) WWDG_BASE)
|
|
#endif /*_WWDG */
|
|
|
|
#ifdef _IWDG
|
|
#define IWDG ((IWDG_TypeDef *) IWDG_BASE)
|
|
#endif /*_IWDG */
|
|
|
|
#ifdef _SPI2
|
|
#define SPI2 ((SPI_TypeDef *) SPI2_BASE)
|
|
#endif /*_SPI2 */
|
|
|
|
#ifdef _SPI3
|
|
#define SPI3 ((SPI_TypeDef *) SPI3_BASE)
|
|
#endif /*_SPI3 */
|
|
|
|
#ifdef _USART2
|
|
#define USART2 ((USART_TypeDef *) USART2_BASE)
|
|
#endif /*_USART2 */
|
|
|
|
#ifdef _USART3
|
|
#define USART3 ((USART_TypeDef *) USART3_BASE)
|
|
#endif /*_USART3 */
|
|
|
|
#ifdef _UART4
|
|
#define UART4 ((USART_TypeDef *) UART4_BASE)
|
|
#endif /*_UART4 */
|
|
|
|
#ifdef _UART5
|
|
#define UART5 ((USART_TypeDef *) UART5_BASE)
|
|
#endif /*_USART5 */
|
|
|
|
#ifdef _I2C1
|
|
#define I2C1 ((I2C_TypeDef *) I2C1_BASE)
|
|
#endif /*_I2C1 */
|
|
|
|
#ifdef _I2C2
|
|
#define I2C2 ((I2C_TypeDef *) I2C2_BASE)
|
|
#endif /*_I2C2 */
|
|
|
|
#ifdef _CAN
|
|
#define CAN ((CAN_TypeDef *) CAN_BASE)
|
|
#endif /*_CAN */
|
|
|
|
#ifdef _BKP
|
|
#define BKP ((BKP_TypeDef *) BKP_BASE)
|
|
#endif /*_BKP */
|
|
|
|
#ifdef _PWR
|
|
#define PWR ((PWR_TypeDef *) PWR_BASE)
|
|
#endif /*_PWR */
|
|
|
|
#ifdef _DAC
|
|
#define DAC ((DAC_TypeDef *) DAC_BASE)
|
|
#endif /*_DAC */
|
|
|
|
#ifdef _AFIO
|
|
#define AFIO ((AFIO_TypeDef *) AFIO_BASE)
|
|
#endif /*_AFIO */
|
|
|
|
#ifdef _EXTI
|
|
#define EXTI ((EXTI_TypeDef *) EXTI_BASE)
|
|
#endif /*_EXTI */
|
|
|
|
#ifdef _GPIOA
|
|
#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
|
|
#endif /*_GPIOA */
|
|
|
|
#ifdef _GPIOB
|
|
#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
|
|
#endif /*_GPIOB */
|
|
|
|
#ifdef _GPIOC
|
|
#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
|
|
#endif /*_GPIOC */
|
|
|
|
#ifdef _GPIOD
|
|
#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
|
|
#endif /*_GPIOD */
|
|
|
|
#ifdef _GPIOE
|
|
#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
|
|
#endif /*_GPIOE */
|
|
|
|
#ifdef _GPIOF
|
|
#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
|
|
#endif /*_GPIOF */
|
|
|
|
#ifdef _GPIOG
|
|
#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
|
|
#endif /*_GPIOG */
|
|
|
|
#ifdef _ADC1
|
|
#define ADC1 ((ADC_TypeDef *) ADC1_BASE)
|
|
#endif /*_ADC1 */
|
|
|
|
#ifdef _ADC2
|
|
#define ADC2 ((ADC_TypeDef *) ADC2_BASE)
|
|
#endif /*_ADC2 */
|
|
|
|
#ifdef _TIM1
|
|
#define TIM1 ((TIM_TypeDef *) TIM1_BASE)
|
|
#endif /*_TIM1 */
|
|
|
|
#ifdef _SPI1
|
|
#define SPI1 ((SPI_TypeDef *) SPI1_BASE)
|
|
#endif /*_SPI1 */
|
|
|
|
#ifdef _TIM8
|
|
#define TIM8 ((TIM_TypeDef *) TIM8_BASE)
|
|
#endif /*_TIM8 */
|
|
|
|
#ifdef _USART1
|
|
#define USART1 ((USART_TypeDef *) USART1_BASE)
|
|
#endif /*_USART1 */
|
|
|
|
#ifdef _ADC3
|
|
#define ADC3 ((ADC_TypeDef *) ADC3_BASE)
|
|
#endif /*_ADC3 */
|
|
|
|
#ifdef _SDIO
|
|
#define SDIO ((SDIO_TypeDef *) SDIO_BASE)
|
|
#endif /*_SDIO */
|
|
|
|
#ifdef _DMA
|
|
#define DMA1 ((DMA_TypeDef *) DMA1_BASE)
|
|
#define DMA2 ((DMA_TypeDef *) DMA2_BASE)
|
|
#endif /*_DMA */
|
|
|
|
#ifdef _DMA1_Channel1
|
|
#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
|
|
#endif /*_DMA1_Channel1 */
|
|
|
|
#ifdef _DMA1_Channel2
|
|
#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
|
|
#endif /*_DMA1_Channel2 */
|
|
|
|
#ifdef _DMA1_Channel3
|
|
#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
|
|
#endif /*_DMA1_Channel3 */
|
|
|
|
#ifdef _DMA1_Channel4
|
|
#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
|
|
#endif /*_DMA1_Channel4 */
|
|
|
|
#ifdef _DMA1_Channel5
|
|
#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
|
|
#endif /*_DMA1_Channel5 */
|
|
|
|
#ifdef _DMA1_Channel6
|
|
#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
|
|
#endif /*_DMA1_Channel6 */
|
|
|
|
#ifdef _DMA1_Channel7
|
|
#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
|
|
#endif /*_DMA1_Channel7 */
|
|
|
|
#ifdef _DMA2_Channel1
|
|
#define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
|
|
#endif /*_DMA2_Channel1 */
|
|
|
|
#ifdef _DMA2_Channel2
|
|
#define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
|
|
#endif /*_DMA2_Channel2 */
|
|
|
|
#ifdef _DMA2_Channel3
|
|
#define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
|
|
#endif /*_DMA2_Channel3 */
|
|
|
|
#ifdef _DMA2_Channel4
|
|
#define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
|
|
#endif /*_DMA2_Channel4 */
|
|
|
|
#ifdef _DMA2_Channel5
|
|
#define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
|
|
#endif /*_DMA2_Channel5 */
|
|
|
|
#ifdef _RCC
|
|
#define RCC ((RCC_TypeDef *) RCC_BASE)
|
|
#endif /*_RCC */
|
|
|
|
#ifdef _CRC
|
|
#define CRC ((CRC_TypeDef *) CRC_BASE)
|
|
#endif /*_CRC */
|
|
|
|
#ifdef _FLASH
|
|
#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
|
|
#define OB ((OB_TypeDef *) OB_BASE)
|
|
#endif /*_FLASH */
|
|
|
|
#ifdef _FSMC
|
|
#define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
|
|
#define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
|
|
#define FSMC_Bank2 ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)
|
|
#define FSMC_Bank3 ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)
|
|
#define FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
|
|
#endif /*_FSMC */
|
|
|
|
#ifdef _DBGMCU
|
|
#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
|
|
#endif /*_DBGMCU */
|
|
|
|
#ifdef _SysTick
|
|
#define SysTick ((SysTick_TypeDef *) SysTick_BASE)
|
|
#endif /*_SysTick */
|
|
|
|
#ifdef _NVIC
|
|
#define NVIC ((NVIC_TypeDef *) NVIC_BASE)
|
|
#define SCB ((SCB_TypeDef *) SCB_BASE)
|
|
#endif /*_NVIC */
|
|
|
|
/*------------------------ Debug Mode ----------------------------------------*/
|
|
#else /* DEBUG */
|
|
#ifdef _TIM2
|
|
EXT TIM_TypeDef *TIM2;
|
|
#endif /*_TIM2 */
|
|
|
|
#ifdef _TIM3
|
|
EXT TIM_TypeDef *TIM3;
|
|
#endif /*_TIM3 */
|
|
|
|
#ifdef _TIM4
|
|
EXT TIM_TypeDef *TIM4;
|
|
#endif /*_TIM4 */
|
|
|
|
#ifdef _TIM5
|
|
EXT TIM_TypeDef *TIM5;
|
|
#endif /*_TIM5 */
|
|
|
|
#ifdef _TIM6
|
|
EXT TIM_TypeDef *TIM6;
|
|
#endif /*_TIM6 */
|
|
|
|
#ifdef _TIM7
|
|
EXT TIM_TypeDef *TIM7;
|
|
#endif /*_TIM7 */
|
|
|
|
#ifdef _RTC
|
|
EXT RTC_TypeDef *RTC;
|
|
#endif /*_RTC */
|
|
|
|
#ifdef _WWDG
|
|
EXT WWDG_TypeDef *WWDG;
|
|
#endif /*_WWDG */
|
|
|
|
#ifdef _IWDG
|
|
EXT IWDG_TypeDef *IWDG;
|
|
#endif /*_IWDG */
|
|
|
|
#ifdef _SPI2
|
|
EXT SPI_TypeDef *SPI2;
|
|
#endif /*_SPI2 */
|
|
|
|
#ifdef _SPI3
|
|
EXT SPI_TypeDef *SPI3;
|
|
#endif /*_SPI3 */
|
|
|
|
#ifdef _USART2
|
|
EXT USART_TypeDef *USART2;
|
|
#endif /*_USART2 */
|
|
|
|
#ifdef _USART3
|
|
EXT USART_TypeDef *USART3;
|
|
#endif /*_USART3 */
|
|
|
|
#ifdef _UART4
|
|
EXT USART_TypeDef *UART4;
|
|
#endif /*_UART4 */
|
|
|
|
#ifdef _UART5
|
|
EXT USART_TypeDef *UART5;
|
|
#endif /*_UART5 */
|
|
|
|
#ifdef _I2C1
|
|
EXT I2C_TypeDef *I2C1;
|
|
#endif /*_I2C1 */
|
|
|
|
#ifdef _I2C2
|
|
EXT I2C_TypeDef *I2C2;
|
|
#endif /*_I2C2 */
|
|
|
|
#ifdef _CAN
|
|
EXT CAN_TypeDef *CAN;
|
|
#endif /*_CAN */
|
|
|
|
#ifdef _BKP
|
|
EXT BKP_TypeDef *BKP;
|
|
#endif /*_BKP */
|
|
|
|
#ifdef _PWR
|
|
EXT PWR_TypeDef *PWR;
|
|
#endif /*_PWR */
|
|
|
|
#ifdef _DAC
|
|
EXT DAC_TypeDef *DAC;
|
|
#endif /*_DAC */
|
|
|
|
#ifdef _AFIO
|
|
EXT AFIO_TypeDef *AFIO;
|
|
#endif /*_AFIO */
|
|
|
|
#ifdef _EXTI
|
|
EXT EXTI_TypeDef *EXTI;
|
|
#endif /*_EXTI */
|
|
|
|
#ifdef _GPIOA
|
|
EXT GPIO_TypeDef *GPIOA;
|
|
#endif /*_GPIOA */
|
|
|
|
#ifdef _GPIOB
|
|
EXT GPIO_TypeDef *GPIOB;
|
|
#endif /*_GPIOB */
|
|
|
|
#ifdef _GPIOC
|
|
EXT GPIO_TypeDef *GPIOC;
|
|
#endif /*_GPIOC */
|
|
|
|
#ifdef _GPIOD
|
|
EXT GPIO_TypeDef *GPIOD;
|
|
#endif /*_GPIOD */
|
|
|
|
#ifdef _GPIOE
|
|
EXT GPIO_TypeDef *GPIOE;
|
|
#endif /*_GPIOE */
|
|
|
|
#ifdef _GPIOF
|
|
EXT GPIO_TypeDef *GPIOF;
|
|
#endif /*_GPIOF */
|
|
|
|
#ifdef _GPIOG
|
|
EXT GPIO_TypeDef *GPIOG;
|
|
#endif /*_GPIOG */
|
|
|
|
#ifdef _ADC1
|
|
EXT ADC_TypeDef *ADC1;
|
|
#endif /*_ADC1 */
|
|
|
|
#ifdef _ADC2
|
|
EXT ADC_TypeDef *ADC2;
|
|
#endif /*_ADC2 */
|
|
|
|
#ifdef _TIM1
|
|
EXT TIM_TypeDef *TIM1;
|
|
#endif /*_TIM1 */
|
|
|
|
#ifdef _SPI1
|
|
EXT SPI_TypeDef *SPI1;
|
|
#endif /*_SPI1 */
|
|
|
|
#ifdef _TIM8
|
|
EXT TIM_TypeDef *TIM8;
|
|
#endif /*_TIM8 */
|
|
|
|
#ifdef _USART1
|
|
EXT USART_TypeDef *USART1;
|
|
#endif /*_USART1 */
|
|
|
|
#ifdef _ADC3
|
|
EXT ADC_TypeDef *ADC3;
|
|
#endif /*_ADC3 */
|
|
|
|
#ifdef _SDIO
|
|
EXT SDIO_TypeDef *SDIO;
|
|
#endif /*_SDIO */
|
|
|
|
#ifdef _DMA
|
|
EXT DMA_TypeDef *DMA1;
|
|
EXT DMA_TypeDef *DMA2;
|
|
#endif /*_DMA */
|
|
|
|
#ifdef _DMA1_Channel1
|
|
EXT DMA_Channel_TypeDef *DMA1_Channel1;
|
|
#endif /*_DMA1_Channel1 */
|
|
|
|
#ifdef _DMA1_Channel2
|
|
EXT DMA_Channel_TypeDef *DMA1_Channel2;
|
|
#endif /*_DMA1_Channel2 */
|
|
|
|
#ifdef _DMA1_Channel3
|
|
EXT DMA_Channel_TypeDef *DMA1_Channel3;
|
|
#endif /*_DMA1_Channel3 */
|
|
|
|
#ifdef _DMA1_Channel4
|
|
EXT DMA_Channel_TypeDef *DMA1_Channel4;
|
|
#endif /*_DMA1_Channel4 */
|
|
|
|
#ifdef _DMA1_Channel5
|
|
EXT DMA_Channel_TypeDef *DMA1_Channel5;
|
|
#endif /*_DMA1_Channel5 */
|
|
|
|
#ifdef _DMA1_Channel6
|
|
EXT DMA_Channel_TypeDef *DMA1_Channel6;
|
|
#endif /*_DMA1_Channel6 */
|
|
|
|
#ifdef _DMA1_Channel7
|
|
EXT DMA_Channel_TypeDef *DMA1_Channel7;
|
|
#endif /*_DMA1_Channel7 */
|
|
|
|
#ifdef _DMA2_Channel1
|
|
EXT DMA_Channel_TypeDef *DMA2_Channel1;
|
|
#endif /*_DMA2_Channel1 */
|
|
|
|
#ifdef _DMA2_Channel2
|
|
EXT DMA_Channel_TypeDef *DMA2_Channel2;
|
|
#endif /*_DMA2_Channel2 */
|
|
|
|
#ifdef _DMA2_Channel3
|
|
EXT DMA_Channel_TypeDef *DMA2_Channel3;
|
|
#endif /*_DMA2_Channel3 */
|
|
|
|
#ifdef _DMA2_Channel4
|
|
EXT DMA_Channel_TypeDef *DMA2_Channel4;
|
|
#endif /*_DMA2_Channel4 */
|
|
|
|
#ifdef _DMA2_Channel5
|
|
EXT DMA_Channel_TypeDef *DMA2_Channel5;
|
|
#endif /*_DMA2_Channel5 */
|
|
|
|
#ifdef _RCC
|
|
EXT RCC_TypeDef *RCC;
|
|
#endif /*_RCC */
|
|
|
|
#ifdef _CRC
|
|
EXT CRC_TypeDef *CRC;
|
|
#endif /*_CRC */
|
|
|
|
#ifdef _FLASH
|
|
EXT FLASH_TypeDef *FLASH;
|
|
EXT OB_TypeDef *OB;
|
|
#endif /*_FLASH */
|
|
|
|
#ifdef _FSMC
|
|
EXT FSMC_Bank1_TypeDef *FSMC_Bank1;
|
|
EXT FSMC_Bank1E_TypeDef *FSMC_Bank1E;
|
|
EXT FSMC_Bank2_TypeDef *FSMC_Bank2;
|
|
EXT FSMC_Bank3_TypeDef *FSMC_Bank3;
|
|
EXT FSMC_Bank4_TypeDef *FSMC_Bank4;
|
|
#endif /*_FSMC */
|
|
|
|
#ifdef _DBGMCU
|
|
EXT DBGMCU_TypeDef *DBGMCU;
|
|
#endif /*_DBGMCU */
|
|
|
|
#ifdef _SysTick
|
|
EXT SysTick_TypeDef *SysTick;
|
|
#endif /*_SysTick */
|
|
|
|
#ifdef _NVIC
|
|
EXT NVIC_TypeDef *NVIC;
|
|
EXT SCB_TypeDef *SCB;
|
|
#endif /*_NVIC */
|
|
|
|
#endif /* DEBUG */
|
|
|
|
/* Exported constants --------------------------------------------------------*/
|
|
/******************************************************************************/
|
|
/* */
|
|
/* CRC calculation unit */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for CRC_DR register *********************/
|
|
#define CRC_DR_DR ((u32)0xFFFFFFFF) /* Data register bits */
|
|
|
|
|
|
/******************* Bit definition for CRC_IDR register ********************/
|
|
#define CRC_IDR_IDR ((u8)0xFF) /* General-purpose 8-bit data register bits */
|
|
|
|
|
|
/******************** Bit definition for CRC_CR register ********************/
|
|
#define CRC_CR_RESET ((u8)0x01) /* RESET bit */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Power Control */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************** Bit definition for PWR_CR register ********************/
|
|
#define PWR_CR_LPDS ((u16)0x0001) /* Low-Power Deepsleep */
|
|
#define PWR_CR_PDDS ((u16)0x0002) /* Power Down Deepsleep */
|
|
#define PWR_CR_CWUF ((u16)0x0004) /* Clear Wakeup Flag */
|
|
#define PWR_CR_CSBF ((u16)0x0008) /* Clear Standby Flag */
|
|
#define PWR_CR_PVDE ((u16)0x0010) /* Power Voltage Detector Enable */
|
|
|
|
#define PWR_CR_PLS ((u16)0x00E0) /* PLS[2:0] bits (PVD Level Selection) */
|
|
#define PWR_CR_PLS_0 ((u16)0x0020) /* Bit 0 */
|
|
#define PWR_CR_PLS_1 ((u16)0x0040) /* Bit 1 */
|
|
#define PWR_CR_PLS_2 ((u16)0x0080) /* Bit 2 */
|
|
|
|
/* PVD level configuration */
|
|
#define PWR_CR_PLS_2V2 ((u16)0x0000) /* PVD level 2.2V */
|
|
#define PWR_CR_PLS_2V3 ((u16)0x0020) /* PVD level 2.3V */
|
|
#define PWR_CR_PLS_2V4 ((u16)0x0040) /* PVD level 2.4V */
|
|
#define PWR_CR_PLS_2V5 ((u16)0x0060) /* PVD level 2.5V */
|
|
#define PWR_CR_PLS_2V6 ((u16)0x0080) /* PVD level 2.6V */
|
|
#define PWR_CR_PLS_2V7 ((u16)0x00A0) /* PVD level 2.7V */
|
|
#define PWR_CR_PLS_2V8 ((u16)0x00C0) /* PVD level 2.8V */
|
|
#define PWR_CR_PLS_2V9 ((u16)0x00E0) /* PVD level 2.9V */
|
|
|
|
#define PWR_CR_DBP ((u16)0x0100) /* Disable Backup Domain write protection */
|
|
|
|
|
|
/******************* Bit definition for PWR_CSR register ********************/
|
|
#define PWR_CSR_WUF ((u16)0x0001) /* Wakeup Flag */
|
|
#define PWR_CSR_SBF ((u16)0x0002) /* Standby Flag */
|
|
#define PWR_CSR_PVDO ((u16)0x0004) /* PVD Output */
|
|
#define PWR_CSR_EWUP ((u16)0x0100) /* Enable WKUP pin */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Backup registers */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for BKP_DR1 register ********************/
|
|
#define BKP_DR1_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR2 register ********************/
|
|
#define BKP_DR2_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR3 register ********************/
|
|
#define BKP_DR3_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR4 register ********************/
|
|
#define BKP_DR4_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR5 register ********************/
|
|
#define BKP_DR5_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR6 register ********************/
|
|
#define BKP_DR6_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR7 register ********************/
|
|
#define BKP_DR7_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR8 register ********************/
|
|
#define BKP_DR8_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR9 register ********************/
|
|
#define BKP_DR9_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR10 register *******************/
|
|
#define BKP_DR10_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR11 register *******************/
|
|
#define BKP_DR11_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR12 register *******************/
|
|
#define BKP_DR12_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR13 register *******************/
|
|
#define BKP_DR13_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR14 register *******************/
|
|
#define BKP_DR14_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR15 register *******************/
|
|
#define BKP_DR15_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR16 register *******************/
|
|
#define BKP_DR16_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR17 register *******************/
|
|
#define BKP_DR17_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/****************** Bit definition for BKP_DR18 register ********************/
|
|
#define BKP_DR18_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR19 register *******************/
|
|
#define BKP_DR19_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR20 register *******************/
|
|
#define BKP_DR20_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR21 register *******************/
|
|
#define BKP_DR21_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR22 register *******************/
|
|
#define BKP_DR22_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR23 register *******************/
|
|
#define BKP_DR23_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR24 register *******************/
|
|
#define BKP_DR24_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR25 register *******************/
|
|
#define BKP_DR25_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR26 register *******************/
|
|
#define BKP_DR26_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR27 register *******************/
|
|
#define BKP_DR27_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR28 register *******************/
|
|
#define BKP_DR28_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR29 register *******************/
|
|
#define BKP_DR29_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR30 register *******************/
|
|
#define BKP_DR30_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR31 register *******************/
|
|
#define BKP_DR31_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR32 register *******************/
|
|
#define BKP_DR32_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR33 register *******************/
|
|
#define BKP_DR33_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR34 register *******************/
|
|
#define BKP_DR34_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR35 register *******************/
|
|
#define BKP_DR35_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR36 register *******************/
|
|
#define BKP_DR36_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR37 register *******************/
|
|
#define BKP_DR37_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR38 register *******************/
|
|
#define BKP_DR38_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR39 register *******************/
|
|
#define BKP_DR39_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR40 register *******************/
|
|
#define BKP_DR40_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR41 register *******************/
|
|
#define BKP_DR41_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/******************* Bit definition for BKP_DR42 register *******************/
|
|
#define BKP_DR42_D ((u16)0xFFFF) /* Backup data */
|
|
|
|
|
|
/****************** Bit definition for BKP_RTCCR register *******************/
|
|
#define BKP_RTCCR_CAL ((u16)0x007F) /* Calibration value */
|
|
#define BKP_RTCCR_CCO ((u16)0x0080) /* Calibration Clock Output */
|
|
#define BKP_RTCCR_ASOE ((u16)0x0100) /* Alarm or Second Output Enable */
|
|
#define BKP_RTCCR_ASOS ((u16)0x0200) /* Alarm or Second Output Selection */
|
|
|
|
|
|
/******************** Bit definition for BKP_CR register ********************/
|
|
#define BKP_CR_TPE ((u8)0x01) /* TAMPER pin enable */
|
|
#define BKP_CR_TPAL ((u8)0x02) /* TAMPER pin active level */
|
|
|
|
|
|
/******************* Bit definition for BKP_CSR register ********************/
|
|
#define BKP_CSR_CTE ((u16)0x0001) /* Clear Tamper event */
|
|
#define BKP_CSR_CTI ((u16)0x0002) /* Clear Tamper Interrupt */
|
|
#define BKP_CSR_TPIE ((u16)0x0004) /* TAMPER Pin interrupt enable */
|
|
#define BKP_CSR_TEF ((u16)0x0100) /* Tamper Event Flag */
|
|
#define BKP_CSR_TIF ((u16)0x0200) /* Tamper Interrupt Flag */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Reset and Clock Control */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
|
|
/******************** Bit definition for RCC_CR register ********************/
|
|
#define RCC_CR_HSION ((u32)0x00000001) /* Internal High Speed clock enable */
|
|
#define RCC_CR_HSIRDY ((u32)0x00000002) /* Internal High Speed clock ready flag */
|
|
#define RCC_CR_HSITRIM ((u32)0x000000F8) /* Internal High Speed clock trimming */
|
|
#define RCC_CR_HSICAL ((u32)0x0000FF00) /* Internal High Speed clock Calibration */
|
|
#define RCC_CR_HSEON ((u32)0x00010000) /* External High Speed clock enable */
|
|
#define RCC_CR_HSERDY ((u32)0x00020000) /* External High Speed clock ready flag */
|
|
#define RCC_CR_HSEBYP ((u32)0x00040000) /* External High Speed clock Bypass */
|
|
#define RCC_CR_CSSON ((u32)0x00080000) /* Clock Security System enable */
|
|
#define RCC_CR_PLLON ((u32)0x01000000) /* PLL enable */
|
|
#define RCC_CR_PLLRDY ((u32)0x02000000) /* PLL clock ready flag */
|
|
|
|
|
|
/******************* Bit definition for RCC_CFGR register *******************/
|
|
#define RCC_CFGR_SW ((u32)0x00000003) /* SW[1:0] bits (System clock Switch) */
|
|
#define RCC_CFGR_SW_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define RCC_CFGR_SW_1 ((u32)0x00000002) /* Bit 1 */
|
|
|
|
/* SW configuration */
|
|
#define RCC_CFGR_SW_HSI ((u32)0x00000000) /* HSI selected as system clock */
|
|
#define RCC_CFGR_SW_HSE ((u32)0x00000001) /* HSE selected as system clock */
|
|
#define RCC_CFGR_SW_PLL ((u32)0x00000002) /* PLL selected as system clock */
|
|
|
|
#define RCC_CFGR_SWS ((u32)0x0000000C) /* SWS[1:0] bits (System Clock Switch Status) */
|
|
#define RCC_CFGR_SWS_0 ((u32)0x00000004) /* Bit 0 */
|
|
#define RCC_CFGR_SWS_1 ((u32)0x00000008) /* Bit 1 */
|
|
|
|
/* SWS configuration */
|
|
#define RCC_CFGR_SWS_HSI ((u32)0x00000000) /* HSI oscillator used as system clock */
|
|
#define RCC_CFGR_SWS_HSE ((u32)0x00000004) /* HSE oscillator used as system clock */
|
|
#define RCC_CFGR_SWS_PLL ((u32)0x00000008) /* PLL used as system clock */
|
|
|
|
#define RCC_CFGR_HPRE ((u32)0x000000F0) /* HPRE[3:0] bits (AHB prescaler) */
|
|
#define RCC_CFGR_HPRE_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define RCC_CFGR_HPRE_1 ((u32)0x00000020) /* Bit 1 */
|
|
#define RCC_CFGR_HPRE_2 ((u32)0x00000040) /* Bit 2 */
|
|
#define RCC_CFGR_HPRE_3 ((u32)0x00000080) /* Bit 3 */
|
|
|
|
/* HPRE configuration */
|
|
#define RCC_CFGR_HPRE_DIV1 ((u32)0x00000000) /* SYSCLK not divided */
|
|
#define RCC_CFGR_HPRE_DIV2 ((u32)0x00000080) /* SYSCLK divided by 2 */
|
|
#define RCC_CFGR_HPRE_DIV4 ((u32)0x00000090) /* SYSCLK divided by 4 */
|
|
#define RCC_CFGR_HPRE_DIV8 ((u32)0x000000A0) /* SYSCLK divided by 8 */
|
|
#define RCC_CFGR_HPRE_DIV16 ((u32)0x000000B0) /* SYSCLK divided by 16 */
|
|
#define RCC_CFGR_HPRE_DIV64 ((u32)0x000000C0) /* SYSCLK divided by 64 */
|
|
#define RCC_CFGR_HPRE_DIV128 ((u32)0x000000D0) /* SYSCLK divided by 128 */
|
|
#define RCC_CFGR_HPRE_DIV256 ((u32)0x000000E0) /* SYSCLK divided by 256 */
|
|
#define RCC_CFGR_HPRE_DIV512 ((u32)0x000000F0) /* SYSCLK divided by 512 */
|
|
|
|
#define RCC_CFGR_PPRE1 ((u32)0x00000700) /* PRE1[2:0] bits (APB1 prescaler) */
|
|
#define RCC_CFGR_PPRE1_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define RCC_CFGR_PPRE1_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define RCC_CFGR_PPRE1_2 ((u32)0x00000400) /* Bit 2 */
|
|
|
|
/* PPRE1 configuration */
|
|
#define RCC_CFGR_PPRE1_DIV1 ((u32)0x00000000) /* HCLK not divided */
|
|
#define RCC_CFGR_PPRE1_DIV2 ((u32)0x00000400) /* HCLK divided by 2 */
|
|
#define RCC_CFGR_PPRE1_DIV4 ((u32)0x00000500) /* HCLK divided by 4 */
|
|
#define RCC_CFGR_PPRE1_DIV8 ((u32)0x00000600) /* HCLK divided by 8 */
|
|
#define RCC_CFGR_PPRE1_DIV16 ((u32)0x00000700) /* HCLK divided by 16 */
|
|
|
|
#define RCC_CFGR_PPRE2 ((u32)0x00003800) /* PRE2[2:0] bits (APB2 prescaler) */
|
|
#define RCC_CFGR_PPRE2_0 ((u32)0x00000800) /* Bit 0 */
|
|
#define RCC_CFGR_PPRE2_1 ((u32)0x00001000) /* Bit 1 */
|
|
#define RCC_CFGR_PPRE2_2 ((u32)0x00002000) /* Bit 2 */
|
|
|
|
/* PPRE2 configuration */
|
|
#define RCC_CFGR_PPRE2_DIV1 ((u32)0x00000000) /* HCLK not divided */
|
|
#define RCC_CFGR_PPRE2_DIV2 ((u32)0x00002000) /* HCLK divided by 2 */
|
|
#define RCC_CFGR_PPRE2_DIV4 ((u32)0x00002800) /* HCLK divided by 4 */
|
|
#define RCC_CFGR_PPRE2_DIV8 ((u32)0x00003000) /* HCLK divided by 8 */
|
|
#define RCC_CFGR_PPRE2_DIV16 ((u32)0x00003800) /* HCLK divided by 16 */
|
|
|
|
#define RCC_CFGR_ADCPRE ((u32)0x0000C000) /* ADCPRE[1:0] bits (ADC prescaler) */
|
|
#define RCC_CFGR_ADCPRE_0 ((u32)0x00004000) /* Bit 0 */
|
|
#define RCC_CFGR_ADCPRE_1 ((u32)0x00008000) /* Bit 1 */
|
|
|
|
/* ADCPPRE configuration */
|
|
#define RCC_CFGR_ADCPRE_DIV2 ((u32)0x00000000) /* PCLK2 divided by 2 */
|
|
#define RCC_CFGR_ADCPRE_DIV4 ((u32)0x00004000) /* PCLK2 divided by 4 */
|
|
#define RCC_CFGR_ADCPRE_DIV6 ((u32)0x00008000) /* PCLK2 divided by 6 */
|
|
#define RCC_CFGR_ADCPRE_DIV8 ((u32)0x0000C000) /* PCLK2 divided by 8 */
|
|
|
|
#define RCC_CFGR_PLLSRC ((u32)0x00010000) /* PLL entry clock source */
|
|
#define RCC_CFGR_PLLXTPRE ((u32)0x00020000) /* HSE divider for PLL entry */
|
|
|
|
#define RCC_CFGR_PLLMULL ((u32)0x003C0000) /* PLLMUL[3:0] bits (PLL multiplication factor) */
|
|
#define RCC_CFGR_PLLMULL_0 ((u32)0x00040000) /* Bit 0 */
|
|
#define RCC_CFGR_PLLMULL_1 ((u32)0x00080000) /* Bit 1 */
|
|
#define RCC_CFGR_PLLMULL_2 ((u32)0x00100000) /* Bit 2 */
|
|
#define RCC_CFGR_PLLMULL_3 ((u32)0x00200000) /* Bit 3 */
|
|
|
|
/* PLLMUL configuration */
|
|
#define RCC_CFGR_PLLMULL2 ((u32)0x00000000) /* PLL input clock*2 */
|
|
#define RCC_CFGR_PLLMULL3 ((u32)0x00040000) /* PLL input clock*3 */
|
|
#define RCC_CFGR_PLLMULL4 ((u32)0x00080000) /* PLL input clock*4 */
|
|
#define RCC_CFGR_PLLMULL5 ((u32)0x000C0000) /* PLL input clock*5 */
|
|
#define RCC_CFGR_PLLMULL6 ((u32)0x00100000) /* PLL input clock*6 */
|
|
#define RCC_CFGR_PLLMULL7 ((u32)0x00140000) /* PLL input clock*7 */
|
|
#define RCC_CFGR_PLLMULL8 ((u32)0x00180000) /* PLL input clock*8 */
|
|
#define RCC_CFGR_PLLMULL9 ((u32)0x001C0000) /* PLL input clock*9 */
|
|
#define RCC_CFGR_PLLMULL10 ((u32)0x00200000) /* PLL input clock10 */
|
|
#define RCC_CFGR_PLLMULL11 ((u32)0x00240000) /* PLL input clock*11 */
|
|
#define RCC_CFGR_PLLMULL12 ((u32)0x00280000) /* PLL input clock*12 */
|
|
#define RCC_CFGR_PLLMULL13 ((u32)0x002C0000) /* PLL input clock*13 */
|
|
#define RCC_CFGR_PLLMULL14 ((u32)0x00300000) /* PLL input clock*14 */
|
|
#define RCC_CFGR_PLLMULL15 ((u32)0x00340000) /* PLL input clock*15 */
|
|
#define RCC_CFGR_PLLMULL16 ((u32)0x00380000) /* PLL input clock*16 */
|
|
|
|
#define RCC_CFGR_USBPRE ((u32)0x00400000) /* USB prescaler */
|
|
|
|
#define RCC_CFGR_MCO ((u32)0x07000000) /* MCO[2:0] bits (Microcontroller Clock Output) */
|
|
#define RCC_CFGR_MCO_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define RCC_CFGR_MCO_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define RCC_CFGR_MCO_2 ((u32)0x04000000) /* Bit 2 */
|
|
|
|
/* MCO configuration */
|
|
#define RCC_CFGR_MCO_NOCLOCK ((u32)0x00000000) /* No clock */
|
|
#define RCC_CFGR_MCO_SYSCLK ((u32)0x04000000) /* System clock selected */
|
|
#define RCC_CFGR_MCO_HSI ((u32)0x05000000) /* Internal 8 MHz RC oscillator clock selected */
|
|
#define RCC_CFGR_MCO_HSE ((u32)0x06000000) /* External 1-25 MHz oscillator clock selected */
|
|
#define RCC_CFGR_MCO_PLL ((u32)0x07000000) /* PLL clock divided by 2 selected*/
|
|
|
|
|
|
/******************* Bit definition for RCC_CIR register ********************/
|
|
#define RCC_CIR_LSIRDYF ((u32)0x00000001) /* LSI Ready Interrupt flag */
|
|
#define RCC_CIR_LSERDYF ((u32)0x00000002) /* LSE Ready Interrupt flag */
|
|
#define RCC_CIR_HSIRDYF ((u32)0x00000004) /* HSI Ready Interrupt flag */
|
|
#define RCC_CIR_HSERDYF ((u32)0x00000008) /* HSE Ready Interrupt flag */
|
|
#define RCC_CIR_PLLRDYF ((u32)0x00000010) /* PLL Ready Interrupt flag */
|
|
#define RCC_CIR_CSSF ((u32)0x00000080) /* Clock Security System Interrupt flag */
|
|
#define RCC_CIR_LSIRDYIE ((u32)0x00000100) /* LSI Ready Interrupt Enable */
|
|
#define RCC_CIR_LSERDYIE ((u32)0x00000200) /* LSE Ready Interrupt Enable */
|
|
#define RCC_CIR_HSIRDYIE ((u32)0x00000400) /* HSI Ready Interrupt Enable */
|
|
#define RCC_CIR_HSERDYIE ((u32)0x00000800) /* HSE Ready Interrupt Enable */
|
|
#define RCC_CIR_PLLRDYIE ((u32)0x00001000) /* PLL Ready Interrupt Enable */
|
|
#define RCC_CIR_LSIRDYC ((u32)0x00010000) /* LSI Ready Interrupt Clear */
|
|
#define RCC_CIR_LSERDYC ((u32)0x00020000) /* LSE Ready Interrupt Clear */
|
|
#define RCC_CIR_HSIRDYC ((u32)0x00040000) /* HSI Ready Interrupt Clear */
|
|
#define RCC_CIR_HSERDYC ((u32)0x00080000) /* HSE Ready Interrupt Clear */
|
|
#define RCC_CIR_PLLRDYC ((u32)0x00100000) /* PLL Ready Interrupt Clear */
|
|
#define RCC_CIR_CSSC ((u32)0x00800000) /* Clock Security System Interrupt Clear */
|
|
|
|
|
|
/***************** Bit definition for RCC_APB2RSTR register *****************/
|
|
#define RCC_APB2RSTR_AFIORST ((u16)0x0001) /* Alternate Function I/O reset */
|
|
#define RCC_APB2RSTR_IOPARST ((u16)0x0004) /* I/O port A reset */
|
|
#define RCC_APB2RSTR_IOPBRST ((u16)0x0008) /* IO port B reset */
|
|
#define RCC_APB2RSTR_IOPCRST ((u16)0x0010) /* IO port C reset */
|
|
#define RCC_APB2RSTR_IOPDRST ((u16)0x0020) /* IO port D reset */
|
|
#define RCC_APB2RSTR_IOPERST ((u16)0x0040) /* IO port E reset */
|
|
#define RCC_APB2RSTR_IOPFRST ((u16)0x0080) /* IO port F reset */
|
|
#define RCC_APB2RSTR_IOPGRST ((u16)0x0100) /* IO port G reset */
|
|
#define RCC_APB2RSTR_ADC1RST ((u16)0x0200) /* ADC 1 interface reset */
|
|
#define RCC_APB2RSTR_ADC2RST ((u16)0x0400) /* ADC 2 interface reset */
|
|
#define RCC_APB2RSTR_TIM1RST ((u16)0x0800) /* TIM1 Timer reset */
|
|
#define RCC_APB2RSTR_SPI1RST ((u16)0x1000) /* SPI 1 reset */
|
|
#define RCC_APB2RSTR_TIM8RST ((u16)0x2000) /* TIM8 Timer reset */
|
|
#define RCC_APB2RSTR_USART1RST ((u16)0x4000) /* USART1 reset */
|
|
#define RCC_APB2RSTR_ADC3RST ((u16)0x8000) /* ADC3 interface reset */
|
|
|
|
|
|
/***************** Bit definition for RCC_APB1RSTR register *****************/
|
|
#define RCC_APB1RSTR_TIM2RST ((u32)0x00000001) /* Timer 2 reset */
|
|
#define RCC_APB1RSTR_TIM3RST ((u32)0x00000002) /* Timer 3 reset */
|
|
#define RCC_APB1RSTR_TIM4RST ((u32)0x00000004) /* Timer 4 reset */
|
|
#define RCC_APB1RSTR_TIM5RST ((u32)0x00000008) /* Timer 5 reset */
|
|
#define RCC_APB1RSTR_TIM6RST ((u32)0x00000010) /* Timer 6 reset */
|
|
#define RCC_APB1RSTR_TIM7RST ((u32)0x00000020) /* Timer 7 reset */
|
|
#define RCC_APB1RSTR_WWDGRST ((u32)0x00000800) /* Window Watchdog reset */
|
|
#define RCC_APB1RSTR_SPI2RST ((u32)0x00004000) /* SPI 2 reset */
|
|
#define RCC_APB1RSTR_SPI3RST ((u32)0x00008000) /* SPI 3 reset */
|
|
#define RCC_APB1RSTR_USART2RST ((u32)0x00020000) /* USART 2 reset */
|
|
#define RCC_APB1RSTR_USART3RST ((u32)0x00040000) /* RUSART 3 reset */
|
|
#define RCC_APB1RSTR_UART4RST ((u32)0x00080000) /* USART 4 reset */
|
|
#define RCC_APB1RSTR_UART5RST ((u32)0x00100000) /* USART 5 reset */
|
|
#define RCC_APB1RSTR_I2C1RST ((u32)0x00200000) /* I2C 1 reset */
|
|
#define RCC_APB1RSTR_I2C2RST ((u32)0x00400000) /* I2C 2 reset */
|
|
#define RCC_APB1RSTR_USBRST ((u32)0x00800000) /* USB reset */
|
|
#define RCC_APB1RSTR_CANRST ((u32)0x02000000) /* CAN reset */
|
|
#define RCC_APB1RSTR_BKPRST ((u32)0x08000000) /* Backup interface reset */
|
|
#define RCC_APB1RSTR_PWRRST ((u32)0x10000000) /* Power interface reset */
|
|
#define RCC_APB1RSTR_DACRST ((u32)0x20000000) /* DAC interface reset */
|
|
|
|
|
|
/****************** Bit definition for RCC_AHBENR register ******************/
|
|
#define RCC_AHBENR_DMA1EN ((u16)0x0001) /* DMA1 clock enable */
|
|
#define RCC_AHBENR_DMA2EN ((u16)0x0002) /* DMA2 clock enable */
|
|
#define RCC_AHBENR_SRAMEN ((u16)0x0004) /* SRAM interface clock enable */
|
|
#define RCC_AHBENR_FLITFEN ((u16)0x0010) /* FLITF clock enable */
|
|
#define RCC_AHBENR_CRCEN ((u16)0x0040) /* CRC clock enable */
|
|
#define RCC_AHBENR_FSMCEN ((u16)0x0100) /* FSMC clock enable */
|
|
#define RCC_AHBENR_SDIOEN ((u16)0x0400) /* SDIO clock enable */
|
|
|
|
|
|
/****************** Bit definition for RCC_APB2ENR register *****************/
|
|
#define RCC_APB2ENR_AFIOEN ((u16)0x0001) /* Alternate Function I/O clock enable */
|
|
#define RCC_APB2ENR_IOPAEN ((u16)0x0004) /* I/O port A clock enable */
|
|
#define RCC_APB2ENR_IOPBEN ((u16)0x0008) /* I/O port B clock enable */
|
|
#define RCC_APB2ENR_IOPCEN ((u16)0x0010) /* I/O port C clock enable */
|
|
#define RCC_APB2ENR_IOPDEN ((u16)0x0020) /* I/O port D clock enable */
|
|
#define RCC_APB2ENR_IOPEEN ((u16)0x0040) /* I/O port E clock enable */
|
|
#define RCC_APB2ENR_IOPFEN ((u16)0x0080) /* I/O port F clock enable */
|
|
#define RCC_APB2ENR_IOPGEN ((u16)0x0100) /* I/O port G clock enable */
|
|
#define RCC_APB2ENR_ADC1EN ((u16)0x0200) /* ADC 1 interface clock enable */
|
|
#define RCC_APB2ENR_ADC2EN ((u16)0x0400) /* ADC 2 interface clock enable */
|
|
#define RCC_APB2ENR_TIM1EN ((u16)0x0800) /* TIM1 Timer clock enable */
|
|
#define RCC_APB2ENR_SPI1EN ((u16)0x1000) /* SPI 1 clock enable */
|
|
#define RCC_APB2ENR_TIM8EN ((u16)0x2000) /* TIM8 Timer clock enable */
|
|
#define RCC_APB2ENR_USART1EN ((u16)0x4000) /* USART1 clock enable */
|
|
#define RCC_APB2ENR_ADC3EN ((u16)0x8000) /* DMA1 clock enable */
|
|
|
|
|
|
/***************** Bit definition for RCC_APB1ENR register ******************/
|
|
#define RCC_APB1ENR_TIM2EN ((u32)0x00000001) /* Timer 2 clock enabled*/
|
|
#define RCC_APB1ENR_TIM3EN ((u32)0x00000002) /* Timer 3 clock enable */
|
|
#define RCC_APB1ENR_TIM4EN ((u32)0x00000004) /* Timer 4 clock enable */
|
|
#define RCC_APB1ENR_TIM5EN ((u32)0x00000008) /* Timer 5 clock enable */
|
|
#define RCC_APB1ENR_TIM6EN ((u32)0x00000010) /* Timer 6 clock enable */
|
|
#define RCC_APB1ENR_TIM7EN ((u32)0x00000020) /* Timer 7 clock enable */
|
|
#define RCC_APB1ENR_WWDGEN ((u32)0x00000800) /* Window Watchdog clock enable */
|
|
#define RCC_APB1ENR_SPI2EN ((u32)0x00004000) /* SPI 2 clock enable */
|
|
#define RCC_APB1ENR_SPI3EN ((u32)0x00008000) /* SPI 3 clock enable */
|
|
#define RCC_APB1ENR_USART2EN ((u32)0x00020000) /* USART 2 clock enable */
|
|
#define RCC_APB1ENR_USART3EN ((u32)0x00040000) /* USART 3 clock enable */
|
|
#define RCC_APB1ENR_UART4EN ((u32)0x00080000) /* USART 4 clock enable */
|
|
#define RCC_APB1ENR_UART5EN ((u32)0x00100000) /* USART 5 clock enable */
|
|
#define RCC_APB1ENR_I2C1EN ((u32)0x00200000) /* I2C 1 clock enable */
|
|
#define RCC_APB1ENR_I2C2EN ((u32)0x00400000) /* I2C 2 clock enable */
|
|
#define RCC_APB1ENR_USBEN ((u32)0x00800000) /* USB clock enable */
|
|
#define RCC_APB1ENR_CANEN ((u32)0x02000000) /* CAN clock enable */
|
|
#define RCC_APB1ENR_BKPEN ((u32)0x08000000) /* Backup interface clock enable */
|
|
#define RCC_APB1ENR_PWREN ((u32)0x10000000) /* Power interface clock enable */
|
|
#define RCC_APB1ENR_DACEN ((u32)0x20000000) /* DAC interface clock enable */
|
|
|
|
|
|
/******************* Bit definition for RCC_BDCR register *******************/
|
|
#define RCC_BDCR_LSEON ((u32)0x00000001) /* External Low Speed oscillator enable */
|
|
#define RCC_BDCR_LSERDY ((u32)0x00000002) /* External Low Speed oscillator Ready */
|
|
#define RCC_BDCR_LSEBYP ((u32)0x00000004) /* External Low Speed oscillator Bypass */
|
|
|
|
#define RCC_BDCR_RTCSEL ((u32)0x00000300) /* RTCSEL[1:0] bits (RTC clock source selection) */
|
|
#define RCC_BDCR_RTCSEL_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define RCC_BDCR_RTCSEL_1 ((u32)0x00000200) /* Bit 1 */
|
|
/* RTC congiguration */
|
|
#define RCC_BDCR_RTCSEL_NOCLOCK ((u32)0x00000000) /* No clock */
|
|
#define RCC_BDCR_RTCSEL_LSE ((u32)0x00000100) /* LSE oscillator clock used as RTC clock */
|
|
#define RCC_BDCR_RTCSEL_LSI ((u32)0x00000200) /* LSI oscillator clock used as RTC clock */
|
|
#define RCC_BDCR_RTCSEL_HSE ((u32)0x00000300) /* HSE oscillator clock divided by 128 used as RTC clock */
|
|
|
|
#define RCC_BDCR_RTCEN ((u32)0x00008000) /* RTC clock enable */
|
|
#define RCC_BDCR_BDRST ((u32)0x00010000) /* Backup domain software reset */
|
|
|
|
|
|
/******************* Bit definition for RCC_CSR register ********************/
|
|
#define RCC_CSR_LSION ((u32)0x00000001) /* Internal Low Speed oscillator enable */
|
|
#define RCC_CSR_LSIRDY ((u32)0x00000002) /* Internal Low Speed oscillator Ready */
|
|
#define RCC_CSR_RMVF ((u32)0x01000000) /* Remove reset flag */
|
|
#define RCC_CSR_PINRSTF ((u32)0x04000000) /* PIN reset flag */
|
|
#define RCC_CSR_PORRSTF ((u32)0x08000000) /* POR/PDR reset flag */
|
|
#define RCC_CSR_SFTRSTF ((u32)0x10000000) /* Software Reset flag */
|
|
#define RCC_CSR_IWDGRSTF ((u32)0x20000000) /* Independent Watchdog reset flag */
|
|
#define RCC_CSR_WWDGRSTF ((u32)0x40000000) /* Window watchdog reset flag */
|
|
#define RCC_CSR_LPWRRSTF ((u32)0x80000000) /* Low-Power reset flag */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* General Purpose and Alternate Function IO */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for GPIO_CRL register *******************/
|
|
#define GPIO_CRL_MODE ((u32)0x33333333) /* Port x mode bits */
|
|
|
|
#define GPIO_CRL_MODE0 ((u32)0x00000003) /* MODE0[1:0] bits (Port x mode bits, pin 0) */
|
|
#define GPIO_CRL_MODE0_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define GPIO_CRL_MODE0_1 ((u32)0x00000002) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_MODE1 ((u32)0x00000030) /* MODE1[1:0] bits (Port x mode bits, pin 1) */
|
|
#define GPIO_CRL_MODE1_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define GPIO_CRL_MODE1_1 ((u32)0x00000020) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_MODE2 ((u32)0x00000300) /* MODE2[1:0] bits (Port x mode bits, pin 2) */
|
|
#define GPIO_CRL_MODE2_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define GPIO_CRL_MODE2_1 ((u32)0x00000200) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_MODE3 ((u32)0x00003000) /* MODE3[1:0] bits (Port x mode bits, pin 3) */
|
|
#define GPIO_CRL_MODE3_0 ((u32)0x00001000) /* Bit 0 */
|
|
#define GPIO_CRL_MODE3_1 ((u32)0x00002000) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_MODE4 ((u32)0x00030000) /* MODE4[1:0] bits (Port x mode bits, pin 4) */
|
|
#define GPIO_CRL_MODE4_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define GPIO_CRL_MODE4_1 ((u32)0x00020000) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_MODE5 ((u32)0x00300000) /* MODE5[1:0] bits (Port x mode bits, pin 5) */
|
|
#define GPIO_CRL_MODE5_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define GPIO_CRL_MODE5_1 ((u32)0x00200000) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_MODE6 ((u32)0x03000000) /* MODE6[1:0] bits (Port x mode bits, pin 6) */
|
|
#define GPIO_CRL_MODE6_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define GPIO_CRL_MODE6_1 ((u32)0x02000000) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_MODE7 ((u32)0x30000000) /* MODE7[1:0] bits (Port x mode bits, pin 7) */
|
|
#define GPIO_CRL_MODE7_0 ((u32)0x10000000) /* Bit 0 */
|
|
#define GPIO_CRL_MODE7_1 ((u32)0x20000000) /* Bit 1 */
|
|
|
|
|
|
#define GPIO_CRL_CNF ((u32)0xCCCCCCCC) /* Port x configuration bits */
|
|
|
|
#define GPIO_CRL_CNF0 ((u32)0x0000000C) /* CNF0[1:0] bits (Port x configuration bits, pin 0) */
|
|
#define GPIO_CRL_CNF0_0 ((u32)0x00000004) /* Bit 0 */
|
|
#define GPIO_CRL_CNF0_1 ((u32)0x00000008) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_CNF1 ((u32)0x000000C0) /* CNF1[1:0] bits (Port x configuration bits, pin 1) */
|
|
#define GPIO_CRL_CNF1_0 ((u32)0x00000040) /* Bit 0 */
|
|
#define GPIO_CRL_CNF1_1 ((u32)0x00000080) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_CNF2 ((u32)0x00000C00) /* CNF2[1:0] bits (Port x configuration bits, pin 2) */
|
|
#define GPIO_CRL_CNF2_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define GPIO_CRL_CNF2_1 ((u32)0x00000800) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_CNF3 ((u32)0x0000C000) /* CNF3[1:0] bits (Port x configuration bits, pin 3) */
|
|
#define GPIO_CRL_CNF3_0 ((u32)0x00004000) /* Bit 0 */
|
|
#define GPIO_CRL_CNF3_1 ((u32)0x00008000) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_CNF4 ((u32)0x000C0000) /* CNF4[1:0] bits (Port x configuration bits, pin 4) */
|
|
#define GPIO_CRL_CNF4_0 ((u32)0x00040000) /* Bit 0 */
|
|
#define GPIO_CRL_CNF4_1 ((u32)0x00080000) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_CNF5 ((u32)0x00C00000) /* CNF5[1:0] bits (Port x configuration bits, pin 5) */
|
|
#define GPIO_CRL_CNF5_0 ((u32)0x00400000) /* Bit 0 */
|
|
#define GPIO_CRL_CNF5_1 ((u32)0x00800000) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_CNF6 ((u32)0x0C000000) /* CNF6[1:0] bits (Port x configuration bits, pin 6) */
|
|
#define GPIO_CRL_CNF6_0 ((u32)0x04000000) /* Bit 0 */
|
|
#define GPIO_CRL_CNF6_1 ((u32)0x08000000) /* Bit 1 */
|
|
|
|
#define GPIO_CRL_CNF7 ((u32)0xC0000000) /* CNF7[1:0] bits (Port x configuration bits, pin 7) */
|
|
#define GPIO_CRL_CNF7_0 ((u32)0x40000000) /* Bit 0 */
|
|
#define GPIO_CRL_CNF7_1 ((u32)0x80000000) /* Bit 1 */
|
|
|
|
|
|
/******************* Bit definition for GPIO_CRH register *******************/
|
|
#define GPIO_CRH_MODE ((u32)0x33333333) /* Port x mode bits */
|
|
|
|
#define GPIO_CRH_MODE8 ((u32)0x00000003) /* MODE8[1:0] bits (Port x mode bits, pin 8) */
|
|
#define GPIO_CRH_MODE8_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define GPIO_CRH_MODE8_1 ((u32)0x00000002) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_MODE9 ((u32)0x00000030) /* MODE9[1:0] bits (Port x mode bits, pin 9) */
|
|
#define GPIO_CRH_MODE9_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define GPIO_CRH_MODE9_1 ((u32)0x00000020) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_MODE10 ((u32)0x00000300) /* MODE10[1:0] bits (Port x mode bits, pin 10) */
|
|
#define GPIO_CRH_MODE10_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define GPIO_CRH_MODE10_1 ((u32)0x00000200) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_MODE11 ((u32)0x00003000) /* MODE11[1:0] bits (Port x mode bits, pin 11) */
|
|
#define GPIO_CRH_MODE11_0 ((u32)0x00001000) /* Bit 0 */
|
|
#define GPIO_CRH_MODE11_1 ((u32)0x00002000) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_MODE12 ((u32)0x00030000) /* MODE12[1:0] bits (Port x mode bits, pin 12) */
|
|
#define GPIO_CRH_MODE12_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define GPIO_CRH_MODE12_1 ((u32)0x00020000) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_MODE13 ((u32)0x00300000) /* MODE13[1:0] bits (Port x mode bits, pin 13) */
|
|
#define GPIO_CRH_MODE13_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define GPIO_CRH_MODE13_1 ((u32)0x00200000) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_MODE14 ((u32)0x03000000) /* MODE14[1:0] bits (Port x mode bits, pin 14) */
|
|
#define GPIO_CRH_MODE14_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define GPIO_CRH_MODE14_1 ((u32)0x02000000) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_MODE15 ((u32)0x30000000) /* MODE15[1:0] bits (Port x mode bits, pin 15) */
|
|
#define GPIO_CRH_MODE15_0 ((u32)0x10000000) /* Bit 0 */
|
|
#define GPIO_CRH_MODE15_1 ((u32)0x20000000) /* Bit 1 */
|
|
|
|
|
|
#define GPIO_CRH_CNF ((u32)0xCCCCCCCC) /* Port x configuration bits */
|
|
|
|
#define GPIO_CRH_CNF8 ((u32)0x0000000C) /* CNF8[1:0] bits (Port x configuration bits, pin 8) */
|
|
#define GPIO_CRH_CNF8_0 ((u32)0x00000004) /* Bit 0 */
|
|
#define GPIO_CRH_CNF8_1 ((u32)0x00000008) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_CNF9 ((u32)0x000000C0) /* CNF9[1:0] bits (Port x configuration bits, pin 9) */
|
|
#define GPIO_CRH_CNF9_0 ((u32)0x00000040) /* Bit 0 */
|
|
#define GPIO_CRH_CNF9_1 ((u32)0x00000080) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_CNF10 ((u32)0x00000C00) /* CNF10[1:0] bits (Port x configuration bits, pin 10) */
|
|
#define GPIO_CRH_CNF10_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define GPIO_CRH_CNF10_1 ((u32)0x00000800) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_CNF11 ((u32)0x0000C000) /* CNF11[1:0] bits (Port x configuration bits, pin 11) */
|
|
#define GPIO_CRH_CNF11_0 ((u32)0x00004000) /* Bit 0 */
|
|
#define GPIO_CRH_CNF11_1 ((u32)0x00008000) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_CNF12 ((u32)0x000C0000) /* CNF12[1:0] bits (Port x configuration bits, pin 12) */
|
|
#define GPIO_CRH_CNF12_0 ((u32)0x00040000) /* Bit 0 */
|
|
#define GPIO_CRH_CNF12_1 ((u32)0x00080000) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_CNF13 ((u32)0x00C00000) /* CNF13[1:0] bits (Port x configuration bits, pin 13) */
|
|
#define GPIO_CRH_CNF13_0 ((u32)0x00400000) /* Bit 0 */
|
|
#define GPIO_CRH_CNF13_1 ((u32)0x00800000) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_CNF14 ((u32)0x0C000000) /* CNF14[1:0] bits (Port x configuration bits, pin 14) */
|
|
#define GPIO_CRH_CNF14_0 ((u32)0x04000000) /* Bit 0 */
|
|
#define GPIO_CRH_CNF14_1 ((u32)0x08000000) /* Bit 1 */
|
|
|
|
#define GPIO_CRH_CNF15 ((u32)0xC0000000) /* CNF15[1:0] bits (Port x configuration bits, pin 15) */
|
|
#define GPIO_CRH_CNF15_0 ((u32)0x40000000) /* Bit 0 */
|
|
#define GPIO_CRH_CNF15_1 ((u32)0x80000000) /* Bit 1 */
|
|
|
|
|
|
/******************* Bit definition for GPIO_IDR register *******************/
|
|
#define GPIO_IDR_IDR0 ((u16)0x0001) /* Port input data, bit 0 */
|
|
#define GPIO_IDR_IDR1 ((u16)0x0002) /* Port input data, bit 1 */
|
|
#define GPIO_IDR_IDR2 ((u16)0x0004) /* Port input data, bit 2 */
|
|
#define GPIO_IDR_IDR3 ((u16)0x0008) /* Port input data, bit 3 */
|
|
#define GPIO_IDR_IDR4 ((u16)0x0010) /* Port input data, bit 4 */
|
|
#define GPIO_IDR_IDR5 ((u16)0x0020) /* Port input data, bit 5 */
|
|
#define GPIO_IDR_IDR6 ((u16)0x0040) /* Port input data, bit 6 */
|
|
#define GPIO_IDR_IDR7 ((u16)0x0080) /* Port input data, bit 7 */
|
|
#define GPIO_IDR_IDR8 ((u16)0x0100) /* Port input data, bit 8 */
|
|
#define GPIO_IDR_IDR9 ((u16)0x0200) /* Port input data, bit 9 */
|
|
#define GPIO_IDR_IDR10 ((u16)0x0400) /* Port input data, bit 10 */
|
|
#define GPIO_IDR_IDR11 ((u16)0x0800) /* Port input data, bit 11 */
|
|
#define GPIO_IDR_IDR12 ((u16)0x1000) /* Port input data, bit 12 */
|
|
#define GPIO_IDR_IDR13 ((u16)0x2000) /* Port input data, bit 13 */
|
|
#define GPIO_IDR_IDR14 ((u16)0x4000) /* Port input data, bit 14 */
|
|
#define GPIO_IDR_IDR15 ((u16)0x8000) /* Port input data, bit 15 */
|
|
|
|
|
|
/******************* Bit definition for GPIO_ODR register *******************/
|
|
#define GPIO_ODR_ODR0 ((u16)0x0001) /* Port output data, bit 0 */
|
|
#define GPIO_ODR_ODR1 ((u16)0x0002) /* Port output data, bit 1 */
|
|
#define GPIO_ODR_ODR2 ((u16)0x0004) /* Port output data, bit 2 */
|
|
#define GPIO_ODR_ODR3 ((u16)0x0008) /* Port output data, bit 3 */
|
|
#define GPIO_ODR_ODR4 ((u16)0x0010) /* Port output data, bit 4 */
|
|
#define GPIO_ODR_ODR5 ((u16)0x0020) /* Port output data, bit 5 */
|
|
#define GPIO_ODR_ODR6 ((u16)0x0040) /* Port output data, bit 6 */
|
|
#define GPIO_ODR_ODR7 ((u16)0x0080) /* Port output data, bit 7 */
|
|
#define GPIO_ODR_ODR8 ((u16)0x0100) /* Port output data, bit 8 */
|
|
#define GPIO_ODR_ODR9 ((u16)0x0200) /* Port output data, bit 9 */
|
|
#define GPIO_ODR_ODR10 ((u16)0x0400) /* Port output data, bit 10 */
|
|
#define GPIO_ODR_ODR11 ((u16)0x0800) /* Port output data, bit 11 */
|
|
#define GPIO_ODR_ODR12 ((u16)0x1000) /* Port output data, bit 12 */
|
|
#define GPIO_ODR_ODR13 ((u16)0x2000) /* Port output data, bit 13 */
|
|
#define GPIO_ODR_ODR14 ((u16)0x4000) /* Port output data, bit 14 */
|
|
#define GPIO_ODR_ODR15 ((u16)0x8000) /* Port output data, bit 15 */
|
|
|
|
|
|
/****************** Bit definition for GPIO_BSRR register *******************/
|
|
#define GPIO_BSRR_BS0 ((u32)0x00000001) /* Port x Set bit 0 */
|
|
#define GPIO_BSRR_BS1 ((u32)0x00000002) /* Port x Set bit 1 */
|
|
#define GPIO_BSRR_BS2 ((u32)0x00000004) /* Port x Set bit 2 */
|
|
#define GPIO_BSRR_BS3 ((u32)0x00000008) /* Port x Set bit 3 */
|
|
#define GPIO_BSRR_BS4 ((u32)0x00000010) /* Port x Set bit 4 */
|
|
#define GPIO_BSRR_BS5 ((u32)0x00000020) /* Port x Set bit 5 */
|
|
#define GPIO_BSRR_BS6 ((u32)0x00000040) /* Port x Set bit 6 */
|
|
#define GPIO_BSRR_BS7 ((u32)0x00000080) /* Port x Set bit 7 */
|
|
#define GPIO_BSRR_BS8 ((u32)0x00000100) /* Port x Set bit 8 */
|
|
#define GPIO_BSRR_BS9 ((u32)0x00000200) /* Port x Set bit 9 */
|
|
#define GPIO_BSRR_BS10 ((u32)0x00000400) /* Port x Set bit 10 */
|
|
#define GPIO_BSRR_BS11 ((u32)0x00000800) /* Port x Set bit 11 */
|
|
#define GPIO_BSRR_BS12 ((u32)0x00001000) /* Port x Set bit 12 */
|
|
#define GPIO_BSRR_BS13 ((u32)0x00002000) /* Port x Set bit 13 */
|
|
#define GPIO_BSRR_BS14 ((u32)0x00004000) /* Port x Set bit 14 */
|
|
#define GPIO_BSRR_BS15 ((u32)0x00008000) /* Port x Set bit 15 */
|
|
|
|
#define GPIO_BSRR_BR0 ((u32)0x00010000) /* Port x Reset bit 0 */
|
|
#define GPIO_BSRR_BR1 ((u32)0x00020000) /* Port x Reset bit 1 */
|
|
#define GPIO_BSRR_BR2 ((u32)0x00040000) /* Port x Reset bit 2 */
|
|
#define GPIO_BSRR_BR3 ((u32)0x00080000) /* Port x Reset bit 3 */
|
|
#define GPIO_BSRR_BR4 ((u32)0x00100000) /* Port x Reset bit 4 */
|
|
#define GPIO_BSRR_BR5 ((u32)0x00200000) /* Port x Reset bit 5 */
|
|
#define GPIO_BSRR_BR6 ((u32)0x00400000) /* Port x Reset bit 6 */
|
|
#define GPIO_BSRR_BR7 ((u32)0x00800000) /* Port x Reset bit 7 */
|
|
#define GPIO_BSRR_BR8 ((u32)0x01000000) /* Port x Reset bit 8 */
|
|
#define GPIO_BSRR_BR9 ((u32)0x02000000) /* Port x Reset bit 9 */
|
|
#define GPIO_BSRR_BR10 ((u32)0x04000000) /* Port x Reset bit 10 */
|
|
#define GPIO_BSRR_BR11 ((u32)0x08000000) /* Port x Reset bit 11 */
|
|
#define GPIO_BSRR_BR12 ((u32)0x10000000) /* Port x Reset bit 12 */
|
|
#define GPIO_BSRR_BR13 ((u32)0x20000000) /* Port x Reset bit 13 */
|
|
#define GPIO_BSRR_BR14 ((u32)0x40000000) /* Port x Reset bit 14 */
|
|
#define GPIO_BSRR_BR15 ((u32)0x80000000) /* Port x Reset bit 15 */
|
|
|
|
|
|
/******************* Bit definition for GPIO_BRR register *******************/
|
|
#define GPIO_BRR_BR0 ((u16)0x0001) /* Port x Reset bit 0 */
|
|
#define GPIO_BRR_BR1 ((u16)0x0002) /* Port x Reset bit 1 */
|
|
#define GPIO_BRR_BR2 ((u16)0x0004) /* Port x Reset bit 2 */
|
|
#define GPIO_BRR_BR3 ((u16)0x0008) /* Port x Reset bit 3 */
|
|
#define GPIO_BRR_BR4 ((u16)0x0010) /* Port x Reset bit 4 */
|
|
#define GPIO_BRR_BR5 ((u16)0x0020) /* Port x Reset bit 5 */
|
|
#define GPIO_BRR_BR6 ((u16)0x0040) /* Port x Reset bit 6 */
|
|
#define GPIO_BRR_BR7 ((u16)0x0080) /* Port x Reset bit 7 */
|
|
#define GPIO_BRR_BR8 ((u16)0x0100) /* Port x Reset bit 8 */
|
|
#define GPIO_BRR_BR9 ((u16)0x0200) /* Port x Reset bit 9 */
|
|
#define GPIO_BRR_BR10 ((u16)0x0400) /* Port x Reset bit 10 */
|
|
#define GPIO_BRR_BR11 ((u16)0x0800) /* Port x Reset bit 11 */
|
|
#define GPIO_BRR_BR12 ((u16)0x1000) /* Port x Reset bit 12 */
|
|
#define GPIO_BRR_BR13 ((u16)0x2000) /* Port x Reset bit 13 */
|
|
#define GPIO_BRR_BR14 ((u16)0x4000) /* Port x Reset bit 14 */
|
|
#define GPIO_BRR_BR15 ((u16)0x8000) /* Port x Reset bit 15 */
|
|
|
|
|
|
/****************** Bit definition for GPIO_LCKR register *******************/
|
|
#define GPIO_LCKR_LCK0 ((u32)0x00000001) /* Port x Lock bit 0 */
|
|
#define GPIO_LCKR_LCK1 ((u32)0x00000002) /* Port x Lock bit 1 */
|
|
#define GPIO_LCKR_LCK2 ((u32)0x00000004) /* Port x Lock bit 2 */
|
|
#define GPIO_LCKR_LCK3 ((u32)0x00000008) /* Port x Lock bit 3 */
|
|
#define GPIO_LCKR_LCK4 ((u32)0x00000010) /* Port x Lock bit 4 */
|
|
#define GPIO_LCKR_LCK5 ((u32)0x00000020) /* Port x Lock bit 5 */
|
|
#define GPIO_LCKR_LCK6 ((u32)0x00000040) /* Port x Lock bit 6 */
|
|
#define GPIO_LCKR_LCK7 ((u32)0x00000080) /* Port x Lock bit 7 */
|
|
#define GPIO_LCKR_LCK8 ((u32)0x00000100) /* Port x Lock bit 8 */
|
|
#define GPIO_LCKR_LCK9 ((u32)0x00000200) /* Port x Lock bit 9 */
|
|
#define GPIO_LCKR_LCK10 ((u32)0x00000400) /* Port x Lock bit 10 */
|
|
#define GPIO_LCKR_LCK11 ((u32)0x00000800) /* Port x Lock bit 11 */
|
|
#define GPIO_LCKR_LCK12 ((u32)0x00001000) /* Port x Lock bit 12 */
|
|
#define GPIO_LCKR_LCK13 ((u32)0x00002000) /* Port x Lock bit 13 */
|
|
#define GPIO_LCKR_LCK14 ((u32)0x00004000) /* Port x Lock bit 14 */
|
|
#define GPIO_LCKR_LCK15 ((u32)0x00008000) /* Port x Lock bit 15 */
|
|
#define GPIO_LCKR_LCKK ((u32)0x00010000) /* Lock key */
|
|
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
|
|
/****************** Bit definition for AFIO_EVCR register *******************/
|
|
#define AFIO_EVCR_PIN ((u8)0x0F) /* PIN[3:0] bits (Pin selection) */
|
|
#define AFIO_EVCR_PIN_0 ((u8)0x01) /* Bit 0 */
|
|
#define AFIO_EVCR_PIN_1 ((u8)0x02) /* Bit 1 */
|
|
#define AFIO_EVCR_PIN_2 ((u8)0x04) /* Bit 2 */
|
|
#define AFIO_EVCR_PIN_3 ((u8)0x08) /* Bit 3 */
|
|
|
|
/* PIN configuration */
|
|
#define AFIO_EVCR_PIN_PX0 ((u8)0x00) /* Pin 0 selected */
|
|
#define AFIO_EVCR_PIN_PX1 ((u8)0x01) /* Pin 1 selected */
|
|
#define AFIO_EVCR_PIN_PX2 ((u8)0x02) /* Pin 2 selected */
|
|
#define AFIO_EVCR_PIN_PX3 ((u8)0x03) /* Pin 3 selected */
|
|
#define AFIO_EVCR_PIN_PX4 ((u8)0x04) /* Pin 4 selected */
|
|
#define AFIO_EVCR_PIN_PX5 ((u8)0x05) /* Pin 5 selected */
|
|
#define AFIO_EVCR_PIN_PX6 ((u8)0x06) /* Pin 6 selected */
|
|
#define AFIO_EVCR_PIN_PX7 ((u8)0x07) /* Pin 7 selected */
|
|
#define AFIO_EVCR_PIN_PX8 ((u8)0x08) /* Pin 8 selected */
|
|
#define AFIO_EVCR_PIN_PX9 ((u8)0x09) /* Pin 9 selected */
|
|
#define AFIO_EVCR_PIN_PX10 ((u8)0x0A) /* Pin 10 selected */
|
|
#define AFIO_EVCR_PIN_PX11 ((u8)0x0B) /* Pin 11 selected */
|
|
#define AFIO_EVCR_PIN_PX12 ((u8)0x0C) /* Pin 12 selected */
|
|
#define AFIO_EVCR_PIN_PX13 ((u8)0x0D) /* Pin 13 selected */
|
|
#define AFIO_EVCR_PIN_PX14 ((u8)0x0E) /* Pin 14 selected */
|
|
#define AFIO_EVCR_PIN_PX15 ((u8)0x0F) /* Pin 15 selected */
|
|
|
|
#define AFIO_EVCR_PORT ((u8)0x70) /* PORT[2:0] bits (Port selection) */
|
|
#define AFIO_EVCR_PORT_0 ((u8)0x10) /* Bit 0 */
|
|
#define AFIO_EVCR_PORT_1 ((u8)0x20) /* Bit 1 */
|
|
#define AFIO_EVCR_PORT_2 ((u8)0x40) /* Bit 2 */
|
|
|
|
/* PORT configuration */
|
|
#define AFIO_EVCR_PORT_PA ((u8)0x00) /* Port A selected */
|
|
#define AFIO_EVCR_PORT_PB ((u8)0x10) /* Port B selected */
|
|
#define AFIO_EVCR_PORT_PC ((u8)0x20) /* Port C selected */
|
|
#define AFIO_EVCR_PORT_PD ((u8)0x30) /* Port D selected */
|
|
#define AFIO_EVCR_PORT_PE ((u8)0x40) /* Port E selected */
|
|
|
|
#define AFIO_EVCR_EVOE ((u8)0x80) /* Event Output Enable */
|
|
|
|
|
|
/****************** Bit definition for AFIO_MAPR register *******************/
|
|
#define AFIO_MAPR_SPI1 _REMAP ((u32)0x00000001) /* SPI1 remapping */
|
|
#define AFIO_MAPR_I2C1_REMAP ((u32)0x00000002) /* I2C1 remapping */
|
|
#define AFIO_MAPR_USART1_REMAP ((u32)0x00000004) /* USART1 remapping */
|
|
#define AFIO_MAPR_USART2_REMAP ((u32)0x00000008) /* USART2 remapping */
|
|
|
|
#define AFIO_MAPR_USART3_REMAP ((u32)0x00000030) /* USART3_REMAP[1:0] bits (USART3 remapping) */
|
|
#define AFIO_MAPR_USART3_REMAP_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define AFIO_MAPR_USART3_REMAP_1 ((u32)0x00000020) /* Bit 1 */
|
|
|
|
/* USART3_REMAP configuration */
|
|
#define AFIO_MAPR_USART3_REMAP_NOREMAP ((u32)0x00000000) /* No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) */
|
|
#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP ((u32)0x00000010) /* Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) */
|
|
#define AFIO_MAPR_USART3_REMAP_FULLREMAP ((u32)0x00000030) /* Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) */
|
|
|
|
#define AFIO_MAPR_TIM1_REMAP ((u32)0x000000C0) /* TIM1_REMAP[1:0] bits (TIM1 remapping) */
|
|
#define AFIO_MAPR_TIM1_REMAP_0 ((u32)0x00000040) /* Bit 0 */
|
|
#define AFIO_MAPR_TIM1_REMAP_1 ((u32)0x00000080) /* Bit 1 */
|
|
|
|
/* TIM1_REMAP configuration */
|
|
#define AFIO_MAPR_TIM1_REMAP_NOREMAP ((u32)0x00000000) /* No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */
|
|
#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP ((u32)0x00000040) /* Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */
|
|
#define AFIO_MAPR_TIM1_REMAP_FULLREMAP ((u32)0x000000C0) /* Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */
|
|
|
|
#define AFIO_MAPR_TIM2_REMAP ((u32)0x00000300) /* TIM2_REMAP[1:0] bits (TIM2 remapping) */
|
|
#define AFIO_MAPR_TIM2_REMAP_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define AFIO_MAPR_TIM2_REMAP_1 ((u32)0x00000200) /* Bit 1 */
|
|
|
|
/* TIM2_REMAP configuration */
|
|
#define AFIO_MAPR_TIM2_REMAP_NOREMAP ((u32)0x00000000) /* No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */
|
|
#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 ((u32)0x00000100) /* Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */
|
|
#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 ((u32)0x00000200) /* Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */
|
|
#define AFIO_MAPR_TIM2_REMAP_FULLREMAP ((u32)0x00000300) /* Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */
|
|
|
|
#define AFIO_MAPR_TIM3_REMAP ((u32)0x00000C00) /* TIM3_REMAP[1:0] bits (TIM3 remapping) */
|
|
#define AFIO_MAPR_TIM3_REMAP_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define AFIO_MAPR_TIM3_REMAP_1 ((u32)0x00000800) /* Bit 1 */
|
|
|
|
/* TIM3_REMAP configuration */
|
|
#define AFIO_MAPR_TIM3_REMAP_NOREMAP ((u32)0x00000000) /* No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */
|
|
#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP ((u32)0x00000800) /* Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */
|
|
#define AFIO_MAPR_TIM3_REMAP_FULLREMAP ((u32)0x00000C00) /* Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */
|
|
|
|
#define AFIO_MAPR_TIM4_REMAP ((u32)0x00001000) /* Port D0/Port D1 mapping on OSC_IN/OSC_OUT */
|
|
|
|
#define AFIO_MAPR_CAN_REMAP ((u32)0x00006000) /* CAN_REMAP[1:0] bits (CAN Alternate function remapping) */
|
|
#define AFIO_MAPR_CAN_REMAP_0 ((u32)0x00002000) /* Bit 0 */
|
|
#define AFIO_MAPR_CAN_REMAP_1 ((u32)0x00004000) /* Bit 1 */
|
|
|
|
/* CAN_REMAP configuration */
|
|
#define AFIO_MAPR_CAN_REMAP_REMAP1 ((u32)0x00000000) /* CANRX mapped to PA11, CANTX mapped to PA12 */
|
|
#define AFIO_MAPR_CAN_REMAP_REMAP2 ((u32)0x00004000) /* CANRX mapped to PB8, CANTX mapped to PB9 */
|
|
#define AFIO_MAPR_CAN_REMAP_REMAP3 ((u32)0x00006000) /* CANRX mapped to PD0, CANTX mapped to PD1 */
|
|
|
|
#define AFIO_MAPR_PD01_REMAP ((u32)0x00008000) /* Port D0/Port D1 mapping on OSC_IN/OSC_OUT */
|
|
#define AFIO_MAPR_TIM5CH4_IREMAP ((u32)0x00010000) /* TIM5 Channel4 Internal Remap */
|
|
#define AFIO_MAPR_ADC1_ETRGINJ_REMAP ((u32)0x00020000) /* ADC 1 External Trigger Injected Conversion remapping */
|
|
#define AFIO_MAPR_ADC1_ETRGREG_REMAP ((u32)0x00040000) /* ADC 1 External Trigger Regular Conversion remapping */
|
|
#define AFIO_MAPR_ADC2_ETRGINJ_REMAP ((u32)0x00080000) /* ADC 2 External Trigger Injected Conversion remapping */
|
|
#define AFIO_MAPR_ADC2_ETRGREG_REMAP ((u32)0x00100000) /* ADC 2 External Trigger Regular Conversion remapping */
|
|
|
|
#define AFIO_MAPR_SWJ_CFG ((u32)0x07000000) /* SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */
|
|
#define AFIO_MAPR_SWJ_CFG_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define AFIO_MAPR_SWJ_CFG_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define AFIO_MAPR_SWJ_CFG_2 ((u32)0x04000000) /* Bit 2 */
|
|
|
|
/* SWJ_CFG configuration */
|
|
#define AFIO_MAPR_SWJ_CFG_RESET ((u32)0x00000000) /* Full SWJ (JTAG-DP + SW-DP) : Reset State */
|
|
#define AFIO_MAPR_SWJ_CFG_NOJNTRST ((u32)0x01000000) /* Full SWJ (JTAG-DP + SW-DP) but without JNTRST */
|
|
#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE ((u32)0x02000000) /* JTAG-DP Disabled and SW-DP Enabled */
|
|
#define AFIO_MAPR_SWJ_CFG_DISABLE ((u32)0x04000000) /* JTAG-DP Disabled and SW-DP Disabled */
|
|
|
|
|
|
/***************** Bit definition for AFIO_EXTICR1 register *****************/
|
|
#define AFIO_EXTICR1_EXTI0 ((u16)0x000F) /* EXTI 0 configuration */
|
|
#define AFIO_EXTICR1_EXTI1 ((u16)0x00F0) /* EXTI 1 configuration */
|
|
#define AFIO_EXTICR1_EXTI2 ((u16)0x0F00) /* EXTI 2 configuration */
|
|
#define AFIO_EXTICR1_EXTI3 ((u16)0xF000) /* EXTI 3 configuration */
|
|
|
|
/* EXTI0 configuration */
|
|
#define AFIO_EXTICR1_EXTI0_PA ((u16)0x0000) /* PA[0] pin */
|
|
#define AFIO_EXTICR1_EXTI0_PB ((u16)0x0001) /* PB[0] pin */
|
|
#define AFIO_EXTICR1_EXTI0_PC ((u16)0x0002) /* PC[0] pin */
|
|
#define AFIO_EXTICR1_EXTI0_PD ((u16)0x0003) /* PD[0] pin */
|
|
#define AFIO_EXTICR1_EXTI0_PE ((u16)0x0004) /* PE[0] pin */
|
|
#define AFIO_EXTICR1_EXTI0_PF ((u16)0x0005) /* PF[0] pin */
|
|
#define AFIO_EXTICR1_EXTI0_PG ((u16)0x0006) /* PG[0] pin */
|
|
|
|
/* EXTI1 configuration */
|
|
#define AFIO_EXTICR1_EXTI1_PA ((u16)0x0000) /* PA[1] pin */
|
|
#define AFIO_EXTICR1_EXTI1_PB ((u16)0x0010) /* PB[1] pin */
|
|
#define AFIO_EXTICR1_EXTI1_PC ((u16)0x0020) /* PC[1] pin */
|
|
#define AFIO_EXTICR1_EXTI1_PD ((u16)0x0030) /* PD[1] pin */
|
|
#define AFIO_EXTICR1_EXTI1_PE ((u16)0x0040) /* PE[1] pin */
|
|
#define AFIO_EXTICR1_EXTI1_PF ((u16)0x0050) /* PF[1] pin */
|
|
#define AFIO_EXTICR1_EXTI1_PG ((u16)0x0060) /* PG[1] pin */
|
|
|
|
/* EXTI2 configuration */
|
|
#define AFIO_EXTICR1_EXTI2_PA ((u16)0x0000) /* PA[2] pin */
|
|
#define AFIO_EXTICR1_EXTI2_PB ((u16)0x0100) /* PB[2] pin */
|
|
#define AFIO_EXTICR1_EXTI2_PC ((u16)0x0200) /* PC[2] pin */
|
|
#define AFIO_EXTICR1_EXTI2_PD ((u16)0x0300) /* PD[2] pin */
|
|
#define AFIO_EXTICR1_EXTI2_PE ((u16)0x0400) /* PE[2] pin */
|
|
#define AFIO_EXTICR1_EXTI2_PF ((u16)0x0500) /* PF[2] pin */
|
|
#define AFIO_EXTICR1_EXTI2_PG ((u16)0x0600) /* PG[2] pin */
|
|
|
|
/* EXTI3 configuration */
|
|
#define AFIO_EXTICR1_EXTI3_PA ((u16)0x0000) /* PA[3] pin */
|
|
#define AFIO_EXTICR1_EXTI3_PB ((u16)0x1000) /* PB[3] pin */
|
|
#define AFIO_EXTICR1_EXTI3_PC ((u16)0x2000) /* PC[3] pin */
|
|
#define AFIO_EXTICR1_EXTI3_PD ((u16)0x3000) /* PD[3] pin */
|
|
#define AFIO_EXTICR1_EXTI3_PE ((u16)0x4000) /* PE[3] pin */
|
|
#define AFIO_EXTICR1_EXTI3_PF ((u16)0x5000) /* PF[3] pin */
|
|
#define AFIO_EXTICR1_EXTI3_PG ((u16)0x6000) /* PG[3] pin */
|
|
|
|
|
|
/***************** Bit definition for AFIO_EXTICR2 register *****************/
|
|
#define AFIO_EXTICR2_EXTI4 ((u16)0x000F) /* EXTI 4 configuration */
|
|
#define AFIO_EXTICR2_EXTI5 ((u16)0x00F0) /* EXTI 5 configuration */
|
|
#define AFIO_EXTICR2_EXTI6 ((u16)0x0F00) /* EXTI 6 configuration */
|
|
#define AFIO_EXTICR2_EXTI7 ((u16)0xF000) /* EXTI 7 configuration */
|
|
|
|
/* EXTI4 configuration */
|
|
#define AFIO_EXTICR2_EXTI4_PA ((u16)0x0000) /* PA[4] pin */
|
|
#define AFIO_EXTICR2_EXTI4_PB ((u16)0x0001) /* PB[4] pin */
|
|
#define AFIO_EXTICR2_EXTI4_PC ((u16)0x0002) /* PC[4] pin */
|
|
#define AFIO_EXTICR2_EXTI4_PD ((u16)0x0003) /* PD[4] pin */
|
|
#define AFIO_EXTICR2_EXTI4_PE ((u16)0x0004) /* PE[4] pin */
|
|
#define AFIO_EXTICR2_EXTI4_PF ((u16)0x0005) /* PF[4] pin */
|
|
#define AFIO_EXTICR2_EXTI4_PG ((u16)0x0006) /* PG[4] pin */
|
|
|
|
/* EXTI5 configuration */
|
|
#define AFIO_EXTICR2_EXTI5_PA ((u16)0x0000) /* PA[5] pin */
|
|
#define AFIO_EXTICR2_EXTI5_PB ((u16)0x0010) /* PB[5] pin */
|
|
#define AFIO_EXTICR2_EXTI5_PC ((u16)0x0020) /* PC[5] pin */
|
|
#define AFIO_EXTICR2_EXTI5_PD ((u16)0x0030) /* PD[5] pin */
|
|
#define AFIO_EXTICR2_EXTI5_PE ((u16)0x0040) /* PE[5] pin */
|
|
#define AFIO_EXTICR2_EXTI5_PF ((u16)0x0050) /* PF[5] pin */
|
|
#define AFIO_EXTICR2_EXTI5_PG ((u16)0x0060) /* PG[5] pin */
|
|
|
|
/* EXTI6 configuration */
|
|
#define AFIO_EXTICR2_EXTI6_PA ((u16)0x0000) /* PA[6] pin */
|
|
#define AFIO_EXTICR2_EXTI6_PB ((u16)0x0100) /* PB[6] pin */
|
|
#define AFIO_EXTICR2_EXTI6_PC ((u16)0x0200) /* PC[6] pin */
|
|
#define AFIO_EXTICR2_EXTI6_PD ((u16)0x0300) /* PD[6] pin */
|
|
#define AFIO_EXTICR2_EXTI6_PE ((u16)0x0400) /* PE[6] pin */
|
|
#define AFIO_EXTICR2_EXTI6_PF ((u16)0x0500) /* PF[6] pin */
|
|
#define AFIO_EXTICR2_EXTI6_PG ((u16)0x0600) /* PG[6] pin */
|
|
|
|
/* EXTI7 configuration */
|
|
#define AFIO_EXTICR2_EXTI7_PA ((u16)0x0000) /* PA[7] pin */
|
|
#define AFIO_EXTICR2_EXTI7_PB ((u16)0x1000) /* PB[7] pin */
|
|
#define AFIO_EXTICR2_EXTI7_PC ((u16)0x2000) /* PC[7] pin */
|
|
#define AFIO_EXTICR2_EXTI7_PD ((u16)0x3000) /* PD[7] pin */
|
|
#define AFIO_EXTICR2_EXTI7_PE ((u16)0x4000) /* PE[7] pin */
|
|
#define AFIO_EXTICR2_EXTI7_PF ((u16)0x5000) /* PF[7] pin */
|
|
#define AFIO_EXTICR2_EXTI7_PG ((u16)0x6000) /* PG[7] pin */
|
|
|
|
|
|
/***************** Bit definition for AFIO_EXTICR3 register *****************/
|
|
#define AFIO_EXTICR3_EXTI8 ((u16)0x000F) /* EXTI 8 configuration */
|
|
#define AFIO_EXTICR3_EXTI9 ((u16)0x00F0) /* EXTI 9 configuration */
|
|
#define AFIO_EXTICR3_EXTI10 ((u16)0x0F00) /* EXTI 10 configuration */
|
|
#define AFIO_EXTICR3_EXTI11 ((u16)0xF000) /* EXTI 11 configuration */
|
|
|
|
/* EXTI8 configuration */
|
|
#define AFIO_EXTICR3_EXTI8_PA ((u16)0x0000) /* PA[8] pin */
|
|
#define AFIO_EXTICR3_EXTI8_PB ((u16)0x0001) /* PB[8] pin */
|
|
#define AFIO_EXTICR3_EXTI8_PC ((u16)0x0002) /* PC[8] pin */
|
|
#define AFIO_EXTICR3_EXTI8_PD ((u16)0x0003) /* PD[8] pin */
|
|
#define AFIO_EXTICR3_EXTI8_PE ((u16)0x0004) /* PE[8] pin */
|
|
#define AFIO_EXTICR3_EXTI8_PF ((u16)0x0005) /* PF[8] pin */
|
|
#define AFIO_EXTICR3_EXTI8_PG ((u16)0x0006) /* PG[8] pin */
|
|
|
|
/* EXTI9 configuration */
|
|
#define AFIO_EXTICR3_EXTI9_PA ((u16)0x0000) /* PA[9] pin */
|
|
#define AFIO_EXTICR3_EXTI9_PB ((u16)0x0010) /* PB[9] pin */
|
|
#define AFIO_EXTICR3_EXTI9_PC ((u16)0x0020) /* PC[9] pin */
|
|
#define AFIO_EXTICR3_EXTI9_PD ((u16)0x0030) /* PD[9] pin */
|
|
#define AFIO_EXTICR3_EXTI9_PE ((u16)0x0040) /* PE[9] pin */
|
|
#define AFIO_EXTICR3_EXTI9_PF ((u16)0x0050) /* PF[9] pin */
|
|
#define AFIO_EXTICR3_EXTI9_PG ((u16)0x0060) /* PG[9] pin */
|
|
|
|
/* EXTI10 configuration */
|
|
#define AFIO_EXTICR3_EXTI10_PA ((u16)0x0000) /* PA[10] pin */
|
|
#define AFIO_EXTICR3_EXTI10_PB ((u16)0x0100) /* PB[10] pin */
|
|
#define AFIO_EXTICR3_EXTI10_PC ((u16)0x0200) /* PC[10] pin */
|
|
#define AFIO_EXTICR3_EXTI10_PD ((u16)0x0300) /* PD[10] pin */
|
|
#define AFIO_EXTICR3_EXTI10_PE ((u16)0x0400) /* PE[10] pin */
|
|
#define AFIO_EXTICR3_EXTI10_PF ((u16)0x0500) /* PF[10] pin */
|
|
#define AFIO_EXTICR3_EXTI10_PG ((u16)0x0600) /* PG[10] pin */
|
|
|
|
/* EXTI11 configuration */
|
|
#define AFIO_EXTICR3_EXTI11_PA ((u16)0x0000) /* PA[11] pin */
|
|
#define AFIO_EXTICR3_EXTI11_PB ((u16)0x1000) /* PB[11] pin */
|
|
#define AFIO_EXTICR3_EXTI11_PC ((u16)0x2000) /* PC[11] pin */
|
|
#define AFIO_EXTICR3_EXTI11_PD ((u16)0x3000) /* PD[11] pin */
|
|
#define AFIO_EXTICR3_EXTI11_PE ((u16)0x4000) /* PE[11] pin */
|
|
#define AFIO_EXTICR3_EXTI11_PF ((u16)0x5000) /* PF[11] pin */
|
|
#define AFIO_EXTICR3_EXTI11_PG ((u16)0x6000) /* PG[11] pin */
|
|
|
|
|
|
/***************** Bit definition for AFIO_EXTICR4 register *****************/
|
|
#define AFIO_EXTICR4_EXTI12 ((u16)0x000F) /* EXTI 12 configuration */
|
|
#define AFIO_EXTICR4_EXTI13 ((u16)0x00F0) /* EXTI 13 configuration */
|
|
#define AFIO_EXTICR4_EXTI14 ((u16)0x0F00) /* EXTI 14 configuration */
|
|
#define AFIO_EXTICR4_EXTI15 ((u16)0xF000) /* EXTI 15 configuration */
|
|
|
|
/* EXTI12 configuration */
|
|
#define AFIO_EXTICR4_EXTI12_PA ((u16)0x0000) /* PA[12] pin */
|
|
#define AFIO_EXTICR4_EXTI12_PB ((u16)0x0001) /* PB[12] pin */
|
|
#define AFIO_EXTICR4_EXTI12_PC ((u16)0x0002) /* PC[12] pin */
|
|
#define AFIO_EXTICR4_EXTI12_PD ((u16)0x0003) /* PD[12] pin */
|
|
#define AFIO_EXTICR4_EXTI12_PE ((u16)0x0004) /* PE[12] pin */
|
|
#define AFIO_EXTICR4_EXTI12_PF ((u16)0x0005) /* PF[12] pin */
|
|
#define AFIO_EXTICR4_EXTI12_PG ((u16)0x0006) /* PG[12] pin */
|
|
|
|
/* EXTI13 configuration */
|
|
#define AFIO_EXTICR4_EXTI13_PA ((u16)0x0000) /* PA[13] pin */
|
|
#define AFIO_EXTICR4_EXTI13_PB ((u16)0x0010) /* PB[13] pin */
|
|
#define AFIO_EXTICR4_EXTI13_PC ((u16)0x0020) /* PC[13] pin */
|
|
#define AFIO_EXTICR4_EXTI13_PD ((u16)0x0030) /* PD[13] pin */
|
|
#define AFIO_EXTICR4_EXTI13_PE ((u16)0x0040) /* PE[13] pin */
|
|
#define AFIO_EXTICR4_EXTI13_PF ((u16)0x0050) /* PF[13] pin */
|
|
#define AFIO_EXTICR4_EXTI13_PG ((u16)0x0060) /* PG[13] pin */
|
|
|
|
/* EXTI14 configuration */
|
|
#define AFIO_EXTICR4_EXTI14_PA ((u16)0x0000) /* PA[14] pin */
|
|
#define AFIO_EXTICR4_EXTI14_PB ((u16)0x0100) /* PB[14] pin */
|
|
#define AFIO_EXTICR4_EXTI14_PC ((u16)0x0200) /* PC[14] pin */
|
|
#define AFIO_EXTICR4_EXTI14_PD ((u16)0x0300) /* PD[14] pin */
|
|
#define AFIO_EXTICR4_EXTI14_PE ((u16)0x0400) /* PE[14] pin */
|
|
#define AFIO_EXTICR4_EXTI14_PF ((u16)0x0500) /* PF[14] pin */
|
|
#define AFIO_EXTICR4_EXTI14_PG ((u16)0x0600) /* PG[14] pin */
|
|
|
|
/* EXTI15 configuration */
|
|
#define AFIO_EXTICR4_EXTI15_PA ((u16)0x0000) /* PA[15] pin */
|
|
#define AFIO_EXTICR4_EXTI15_PB ((u16)0x1000) /* PB[15] pin */
|
|
#define AFIO_EXTICR4_EXTI15_PC ((u16)0x2000) /* PC[15] pin */
|
|
#define AFIO_EXTICR4_EXTI15_PD ((u16)0x3000) /* PD[15] pin */
|
|
#define AFIO_EXTICR4_EXTI15_PE ((u16)0x4000) /* PE[15] pin */
|
|
#define AFIO_EXTICR4_EXTI15_PF ((u16)0x5000) /* PF[15] pin */
|
|
#define AFIO_EXTICR4_EXTI15_PG ((u16)0x6000) /* PG[15] pin */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* SystemTick */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/***************** Bit definition for SysTick_CTRL register *****************/
|
|
#define SysTick_CTRL_ENABLE ((u32)0x00000001) /* Counter enable */
|
|
#define SysTick_CTRL_TICKINT ((u32)0x00000002) /* Counting down to 0 pends the SysTick handler */
|
|
#define SysTick_CTRL_CLKSOURCE ((u32)0x00000004) /* Clock source */
|
|
#define SysTick_CTRL_COUNTFLAG ((u32)0x00010000) /* Count Flag */
|
|
|
|
|
|
/***************** Bit definition for SysTick_LOAD register *****************/
|
|
#define SysTick_LOAD_RELOAD ((u32)0x00FFFFFF) /* Value to load into the SysTick Current Value Register when the counter reaches 0 */
|
|
|
|
|
|
/***************** Bit definition for SysTick_VAL register ******************/
|
|
#define SysTick_VAL_CURRENT ((u32)0x00FFFFFF) /* Current value at the time the register is accessed */
|
|
|
|
|
|
/***************** Bit definition for SysTick_CALIB register ****************/
|
|
#define SysTick_CALIB_TENMS ((u32)0x00FFFFFF) /* Reload value to use for 10ms timing */
|
|
#define SysTick_CALIB_SKEW ((u32)0x40000000) /* Calibration value is not exactly 10 ms */
|
|
#define SysTick_CALIB_NOREF ((u32)0x80000000) /* The reference clock is not provided */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Nested Vectored Interrupt Controller */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/****************** Bit definition for NVIC_ISER register *******************/
|
|
#define NVIC_ISER_SETENA ((u32)0xFFFFFFFF) /* Interrupt set enable bits */
|
|
#define NVIC_ISER_SETENA_0 ((u32)0x00000001) /* bit 0 */
|
|
#define NVIC_ISER_SETENA_1 ((u32)0x00000002) /* bit 1 */
|
|
#define NVIC_ISER_SETENA_2 ((u32)0x00000004) /* bit 2 */
|
|
#define NVIC_ISER_SETENA_3 ((u32)0x00000008) /* bit 3 */
|
|
#define NVIC_ISER_SETENA_4 ((u32)0x00000010) /* bit 4 */
|
|
#define NVIC_ISER_SETENA_5 ((u32)0x00000020) /* bit 5 */
|
|
#define NVIC_ISER_SETENA_6 ((u32)0x00000040) /* bit 6 */
|
|
#define NVIC_ISER_SETENA_7 ((u32)0x00000080) /* bit 7 */
|
|
#define NVIC_ISER_SETENA_8 ((u32)0x00000100) /* bit 8 */
|
|
#define NVIC_ISER_SETENA_9 ((u32)0x00000200) /* bit 9 */
|
|
#define NVIC_ISER_SETENA_10 ((u32)0x00000400) /* bit 10 */
|
|
#define NVIC_ISER_SETENA_11 ((u32)0x00000800) /* bit 11 */
|
|
#define NVIC_ISER_SETENA_12 ((u32)0x00001000) /* bit 12 */
|
|
#define NVIC_ISER_SETENA_13 ((u32)0x00002000) /* bit 13 */
|
|
#define NVIC_ISER_SETENA_14 ((u32)0x00004000) /* bit 14 */
|
|
#define NVIC_ISER_SETENA_15 ((u32)0x00008000) /* bit 15 */
|
|
#define NVIC_ISER_SETENA_16 ((u32)0x00010000) /* bit 16 */
|
|
#define NVIC_ISER_SETENA_17 ((u32)0x00020000) /* bit 17 */
|
|
#define NVIC_ISER_SETENA_18 ((u32)0x00040000) /* bit 18 */
|
|
#define NVIC_ISER_SETENA_19 ((u32)0x00080000) /* bit 19 */
|
|
#define NVIC_ISER_SETENA_20 ((u32)0x00100000) /* bit 20 */
|
|
#define NVIC_ISER_SETENA_21 ((u32)0x00200000) /* bit 21 */
|
|
#define NVIC_ISER_SETENA_22 ((u32)0x00400000) /* bit 22 */
|
|
#define NVIC_ISER_SETENA_23 ((u32)0x00800000) /* bit 23 */
|
|
#define NVIC_ISER_SETENA_24 ((u32)0x01000000) /* bit 24 */
|
|
#define NVIC_ISER_SETENA_25 ((u32)0x02000000) /* bit 25 */
|
|
#define NVIC_ISER_SETENA_26 ((u32)0x04000000) /* bit 26 */
|
|
#define NVIC_ISER_SETENA_27 ((u32)0x08000000) /* bit 27 */
|
|
#define NVIC_ISER_SETENA_28 ((u32)0x10000000) /* bit 28 */
|
|
#define NVIC_ISER_SETENA_29 ((u32)0x20000000) /* bit 29 */
|
|
#define NVIC_ISER_SETENA_30 ((u32)0x40000000) /* bit 30 */
|
|
#define NVIC_ISER_SETENA_31 ((u32)0x80000000) /* bit 31 */
|
|
|
|
|
|
|
|
/****************** Bit definition for NVIC_ICER register *******************/
|
|
#define NVIC_ICER_CLRENA ((u32)0xFFFFFFFF) /* Interrupt clear-enable bits */
|
|
#define NVIC_ICER_CLRENA_0 ((u32)0x00000001) /* bit 0 */
|
|
#define NVIC_ICER_CLRENA_1 ((u32)0x00000002) /* bit 1 */
|
|
#define NVIC_ICER_CLRENA_2 ((u32)0x00000004) /* bit 2 */
|
|
#define NVIC_ICER_CLRENA_3 ((u32)0x00000008) /* bit 3 */
|
|
#define NVIC_ICER_CLRENA_4 ((u32)0x00000010) /* bit 4 */
|
|
#define NVIC_ICER_CLRENA_5 ((u32)0x00000020) /* bit 5 */
|
|
#define NVIC_ICER_CLRENA_6 ((u32)0x00000040) /* bit 6 */
|
|
#define NVIC_ICER_CLRENA_7 ((u32)0x00000080) /* bit 7 */
|
|
#define NVIC_ICER_CLRENA_8 ((u32)0x00000100) /* bit 8 */
|
|
#define NVIC_ICER_CLRENA_9 ((u32)0x00000200) /* bit 9 */
|
|
#define NVIC_ICER_CLRENA_10 ((u32)0x00000400) /* bit 10 */
|
|
#define NVIC_ICER_CLRENA_11 ((u32)0x00000800) /* bit 11 */
|
|
#define NVIC_ICER_CLRENA_12 ((u32)0x00001000) /* bit 12 */
|
|
#define NVIC_ICER_CLRENA_13 ((u32)0x00002000) /* bit 13 */
|
|
#define NVIC_ICER_CLRENA_14 ((u32)0x00004000) /* bit 14 */
|
|
#define NVIC_ICER_CLRENA_15 ((u32)0x00008000) /* bit 15 */
|
|
#define NVIC_ICER_CLRENA_16 ((u32)0x00010000) /* bit 16 */
|
|
#define NVIC_ICER_CLRENA_17 ((u32)0x00020000) /* bit 17 */
|
|
#define NVIC_ICER_CLRENA_18 ((u32)0x00040000) /* bit 18 */
|
|
#define NVIC_ICER_CLRENA_19 ((u32)0x00080000) /* bit 19 */
|
|
#define NVIC_ICER_CLRENA_20 ((u32)0x00100000) /* bit 20 */
|
|
#define NVIC_ICER_CLRENA_21 ((u32)0x00200000) /* bit 21 */
|
|
#define NVIC_ICER_CLRENA_22 ((u32)0x00400000) /* bit 22 */
|
|
#define NVIC_ICER_CLRENA_23 ((u32)0x00800000) /* bit 23 */
|
|
#define NVIC_ICER_CLRENA_24 ((u32)0x01000000) /* bit 24 */
|
|
#define NVIC_ICER_CLRENA_25 ((u32)0x02000000) /* bit 25 */
|
|
#define NVIC_ICER_CLRENA_26 ((u32)0x04000000) /* bit 26 */
|
|
#define NVIC_ICER_CLRENA_27 ((u32)0x08000000) /* bit 27 */
|
|
#define NVIC_ICER_CLRENA_28 ((u32)0x10000000) /* bit 28 */
|
|
#define NVIC_ICER_CLRENA_29 ((u32)0x20000000) /* bit 29 */
|
|
#define NVIC_ICER_CLRENA_30 ((u32)0x40000000) /* bit 30 */
|
|
#define NVIC_ICER_CLRENA_31 ((u32)0x80000000) /* bit 31 */
|
|
|
|
|
|
/****************** Bit definition for NVIC_ISPR register *******************/
|
|
#define NVIC_ISPR_SETPEND ((u32)0xFFFFFFFF) /* Interrupt set-pending bits */
|
|
#define NVIC_ISPR_SETPEND_0 ((u32)0x00000001) /* bit 0 */
|
|
#define NVIC_ISPR_SETPEND_1 ((u32)0x00000002) /* bit 1 */
|
|
#define NVIC_ISPR_SETPEND_2 ((u32)0x00000004) /* bit 2 */
|
|
#define NVIC_ISPR_SETPEND_3 ((u32)0x00000008) /* bit 3 */
|
|
#define NVIC_ISPR_SETPEND_4 ((u32)0x00000010) /* bit 4 */
|
|
#define NVIC_ISPR_SETPEND_5 ((u32)0x00000020) /* bit 5 */
|
|
#define NVIC_ISPR_SETPEND_6 ((u32)0x00000040) /* bit 6 */
|
|
#define NVIC_ISPR_SETPEND_7 ((u32)0x00000080) /* bit 7 */
|
|
#define NVIC_ISPR_SETPEND_8 ((u32)0x00000100) /* bit 8 */
|
|
#define NVIC_ISPR_SETPEND_9 ((u32)0x00000200) /* bit 9 */
|
|
#define NVIC_ISPR_SETPEND_10 ((u32)0x00000400) /* bit 10 */
|
|
#define NVIC_ISPR_SETPEND_11 ((u32)0x00000800) /* bit 11 */
|
|
#define NVIC_ISPR_SETPEND_12 ((u32)0x00001000) /* bit 12 */
|
|
#define NVIC_ISPR_SETPEND_13 ((u32)0x00002000) /* bit 13 */
|
|
#define NVIC_ISPR_SETPEND_14 ((u32)0x00004000) /* bit 14 */
|
|
#define NVIC_ISPR_SETPEND_15 ((u32)0x00008000) /* bit 15 */
|
|
#define NVIC_ISPR_SETPEND_16 ((u32)0x00010000) /* bit 16 */
|
|
#define NVIC_ISPR_SETPEND_17 ((u32)0x00020000) /* bit 17 */
|
|
#define NVIC_ISPR_SETPEND_18 ((u32)0x00040000) /* bit 18 */
|
|
#define NVIC_ISPR_SETPEND_19 ((u32)0x00080000) /* bit 19 */
|
|
#define NVIC_ISPR_SETPEND_20 ((u32)0x00100000) /* bit 20 */
|
|
#define NVIC_ISPR_SETPEND_21 ((u32)0x00200000) /* bit 21 */
|
|
#define NVIC_ISPR_SETPEND_22 ((u32)0x00400000) /* bit 22 */
|
|
#define NVIC_ISPR_SETPEND_23 ((u32)0x00800000) /* bit 23 */
|
|
#define NVIC_ISPR_SETPEND_24 ((u32)0x01000000) /* bit 24 */
|
|
#define NVIC_ISPR_SETPEND_25 ((u32)0x02000000) /* bit 25 */
|
|
#define NVIC_ISPR_SETPEND_26 ((u32)0x04000000) /* bit 26 */
|
|
#define NVIC_ISPR_SETPEND_27 ((u32)0x08000000) /* bit 27 */
|
|
#define NVIC_ISPR_SETPEND_28 ((u32)0x10000000) /* bit 28 */
|
|
#define NVIC_ISPR_SETPEND_29 ((u32)0x20000000) /* bit 29 */
|
|
#define NVIC_ISPR_SETPEND_30 ((u32)0x40000000) /* bit 30 */
|
|
#define NVIC_ISPR_SETPEND_31 ((u32)0x80000000) /* bit 31 */
|
|
|
|
|
|
/****************** Bit definition for NVIC_ICPR register *******************/
|
|
#define NVIC_ICPR_CLRPEND ((u32)0xFFFFFFFF) /* Interrupt clear-pending bits */
|
|
#define NVIC_ICPR_CLRPEND_0 ((u32)0x00000001) /* bit 0 */
|
|
#define NVIC_ICPR_CLRPEND_1 ((u32)0x00000002) /* bit 1 */
|
|
#define NVIC_ICPR_CLRPEND_2 ((u32)0x00000004) /* bit 2 */
|
|
#define NVIC_ICPR_CLRPEND_3 ((u32)0x00000008) /* bit 3 */
|
|
#define NVIC_ICPR_CLRPEND_4 ((u32)0x00000010) /* bit 4 */
|
|
#define NVIC_ICPR_CLRPEND_5 ((u32)0x00000020) /* bit 5 */
|
|
#define NVIC_ICPR_CLRPEND_6 ((u32)0x00000040) /* bit 6 */
|
|
#define NVIC_ICPR_CLRPEND_7 ((u32)0x00000080) /* bit 7 */
|
|
#define NVIC_ICPR_CLRPEND_8 ((u32)0x00000100) /* bit 8 */
|
|
#define NVIC_ICPR_CLRPEND_9 ((u32)0x00000200) /* bit 9 */
|
|
#define NVIC_ICPR_CLRPEND_10 ((u32)0x00000400) /* bit 10 */
|
|
#define NVIC_ICPR_CLRPEND_11 ((u32)0x00000800) /* bit 11 */
|
|
#define NVIC_ICPR_CLRPEND_12 ((u32)0x00001000) /* bit 12 */
|
|
#define NVIC_ICPR_CLRPEND_13 ((u32)0x00002000) /* bit 13 */
|
|
#define NVIC_ICPR_CLRPEND_14 ((u32)0x00004000) /* bit 14 */
|
|
#define NVIC_ICPR_CLRPEND_15 ((u32)0x00008000) /* bit 15 */
|
|
#define NVIC_ICPR_CLRPEND_16 ((u32)0x00010000) /* bit 16 */
|
|
#define NVIC_ICPR_CLRPEND_17 ((u32)0x00020000) /* bit 17 */
|
|
#define NVIC_ICPR_CLRPEND_18 ((u32)0x00040000) /* bit 18 */
|
|
#define NVIC_ICPR_CLRPEND_19 ((u32)0x00080000) /* bit 19 */
|
|
#define NVIC_ICPR_CLRPEND_20 ((u32)0x00100000) /* bit 20 */
|
|
#define NVIC_ICPR_CLRPEND_21 ((u32)0x00200000) /* bit 21 */
|
|
#define NVIC_ICPR_CLRPEND_22 ((u32)0x00400000) /* bit 22 */
|
|
#define NVIC_ICPR_CLRPEND_23 ((u32)0x00800000) /* bit 23 */
|
|
#define NVIC_ICPR_CLRPEND_24 ((u32)0x01000000) /* bit 24 */
|
|
#define NVIC_ICPR_CLRPEND_25 ((u32)0x02000000) /* bit 25 */
|
|
#define NVIC_ICPR_CLRPEND_26 ((u32)0x04000000) /* bit 26 */
|
|
#define NVIC_ICPR_CLRPEND_27 ((u32)0x08000000) /* bit 27 */
|
|
#define NVIC_ICPR_CLRPEND_28 ((u32)0x10000000) /* bit 28 */
|
|
#define NVIC_ICPR_CLRPEND_29 ((u32)0x20000000) /* bit 29 */
|
|
#define NVIC_ICPR_CLRPEND_30 ((u32)0x40000000) /* bit 30 */
|
|
#define NVIC_ICPR_CLRPEND_31 ((u32)0x80000000) /* bit 31 */
|
|
|
|
|
|
/****************** Bit definition for NVIC_IABR register *******************/
|
|
#define NVIC_IABR_ACTIVE ((u32)0xFFFFFFFF) /* Interrupt active flags */
|
|
#define NVIC_IABR_ACTIVE_0 ((u32)0x00000001) /* bit 0 */
|
|
#define NVIC_IABR_ACTIVE_1 ((u32)0x00000002) /* bit 1 */
|
|
#define NVIC_IABR_ACTIVE_2 ((u32)0x00000004) /* bit 2 */
|
|
#define NVIC_IABR_ACTIVE_3 ((u32)0x00000008) /* bit 3 */
|
|
#define NVIC_IABR_ACTIVE_4 ((u32)0x00000010) /* bit 4 */
|
|
#define NVIC_IABR_ACTIVE_5 ((u32)0x00000020) /* bit 5 */
|
|
#define NVIC_IABR_ACTIVE_6 ((u32)0x00000040) /* bit 6 */
|
|
#define NVIC_IABR_ACTIVE_7 ((u32)0x00000080) /* bit 7 */
|
|
#define NVIC_IABR_ACTIVE_8 ((u32)0x00000100) /* bit 8 */
|
|
#define NVIC_IABR_ACTIVE_9 ((u32)0x00000200) /* bit 9 */
|
|
#define NVIC_IABR_ACTIVE_10 ((u32)0x00000400) /* bit 10 */
|
|
#define NVIC_IABR_ACTIVE_11 ((u32)0x00000800) /* bit 11 */
|
|
#define NVIC_IABR_ACTIVE_12 ((u32)0x00001000) /* bit 12 */
|
|
#define NVIC_IABR_ACTIVE_13 ((u32)0x00002000) /* bit 13 */
|
|
#define NVIC_IABR_ACTIVE_14 ((u32)0x00004000) /* bit 14 */
|
|
#define NVIC_IABR_ACTIVE_15 ((u32)0x00008000) /* bit 15 */
|
|
#define NVIC_IABR_ACTIVE_16 ((u32)0x00010000) /* bit 16 */
|
|
#define NVIC_IABR_ACTIVE_17 ((u32)0x00020000) /* bit 17 */
|
|
#define NVIC_IABR_ACTIVE_18 ((u32)0x00040000) /* bit 18 */
|
|
#define NVIC_IABR_ACTIVE_19 ((u32)0x00080000) /* bit 19 */
|
|
#define NVIC_IABR_ACTIVE_20 ((u32)0x00100000) /* bit 20 */
|
|
#define NVIC_IABR_ACTIVE_21 ((u32)0x00200000) /* bit 21 */
|
|
#define NVIC_IABR_ACTIVE_22 ((u32)0x00400000) /* bit 22 */
|
|
#define NVIC_IABR_ACTIVE_23 ((u32)0x00800000) /* bit 23 */
|
|
#define NVIC_IABR_ACTIVE_24 ((u32)0x01000000) /* bit 24 */
|
|
#define NVIC_IABR_ACTIVE_25 ((u32)0x02000000) /* bit 25 */
|
|
#define NVIC_IABR_ACTIVE_26 ((u32)0x04000000) /* bit 26 */
|
|
#define NVIC_IABR_ACTIVE_27 ((u32)0x08000000) /* bit 27 */
|
|
#define NVIC_IABR_ACTIVE_28 ((u32)0x10000000) /* bit 28 */
|
|
#define NVIC_IABR_ACTIVE_29 ((u32)0x20000000) /* bit 29 */
|
|
#define NVIC_IABR_ACTIVE_30 ((u32)0x40000000) /* bit 30 */
|
|
#define NVIC_IABR_ACTIVE_31 ((u32)0x80000000) /* bit 31 */
|
|
|
|
|
|
/****************** Bit definition for NVIC_PRI0 register *******************/
|
|
#define NVIC_IPR0_PRI_0 ((u32)0x000000FF) /* Priority of interrupt 0 */
|
|
#define NVIC_IPR0_PRI_1 ((u32)0x0000FF00) /* Priority of interrupt 1 */
|
|
#define NVIC_IPR0_PRI_2 ((u32)0x00FF0000) /* Priority of interrupt 2 */
|
|
#define NVIC_IPR0_PRI_3 ((u32)0xFF000000) /* Priority of interrupt 3 */
|
|
|
|
|
|
/****************** Bit definition for NVIC_PRI1 register *******************/
|
|
#define NVIC_IPR1_PRI_4 ((u32)0x000000FF) /* Priority of interrupt 4 */
|
|
#define NVIC_IPR1_PRI_5 ((u32)0x0000FF00) /* Priority of interrupt 5 */
|
|
#define NVIC_IPR1_PRI_6 ((u32)0x00FF0000) /* Priority of interrupt 6 */
|
|
#define NVIC_IPR1_PRI_7 ((u32)0xFF000000) /* Priority of interrupt 7 */
|
|
|
|
|
|
/****************** Bit definition for NVIC_PRI2 register *******************/
|
|
#define NVIC_IPR2_PRI_8 ((u32)0x000000FF) /* Priority of interrupt 8 */
|
|
#define NVIC_IPR2_PRI_9 ((u32)0x0000FF00) /* Priority of interrupt 9 */
|
|
#define NVIC_IPR2_PRI_10 ((u32)0x00FF0000) /* Priority of interrupt 10 */
|
|
#define NVIC_IPR2_PRI_11 ((u32)0xFF000000) /* Priority of interrupt 11 */
|
|
|
|
|
|
/****************** Bit definition for NVIC_PRI3 register *******************/
|
|
#define NVIC_IPR3_PRI_12 ((u32)0x000000FF) /* Priority of interrupt 12 */
|
|
#define NVIC_IPR3_PRI_13 ((u32)0x0000FF00) /* Priority of interrupt 13 */
|
|
#define NVIC_IPR3_PRI_14 ((u32)0x00FF0000) /* Priority of interrupt 14 */
|
|
#define NVIC_IPR3_PRI_15 ((u32)0xFF000000) /* Priority of interrupt 15 */
|
|
|
|
|
|
/****************** Bit definition for NVIC_PRI4 register *******************/
|
|
#define NVIC_IPR4_PRI_16 ((u32)0x000000FF) /* Priority of interrupt 16 */
|
|
#define NVIC_IPR4_PRI_17 ((u32)0x0000FF00) /* Priority of interrupt 17 */
|
|
#define NVIC_IPR4_PRI_18 ((u32)0x00FF0000) /* Priority of interrupt 18 */
|
|
#define NVIC_IPR4_PRI_19 ((u32)0xFF000000) /* Priority of interrupt 19 */
|
|
|
|
|
|
/****************** Bit definition for NVIC_PRI5 register *******************/
|
|
#define NVIC_IPR5_PRI_20 ((u32)0x000000FF) /* Priority of interrupt 20 */
|
|
#define NVIC_IPR5_PRI_21 ((u32)0x0000FF00) /* Priority of interrupt 21 */
|
|
#define NVIC_IPR5_PRI_22 ((u32)0x00FF0000) /* Priority of interrupt 22 */
|
|
#define NVIC_IPR5_PRI_23 ((u32)0xFF000000) /* Priority of interrupt 23 */
|
|
|
|
|
|
/****************** Bit definition for NVIC_PRI6 register *******************/
|
|
#define NVIC_IPR6_PRI_24 ((u32)0x000000FF) /* Priority of interrupt 24 */
|
|
#define NVIC_IPR6_PRI_25 ((u32)0x0000FF00) /* Priority of interrupt 25 */
|
|
#define NVIC_IPR6_PRI_26 ((u32)0x00FF0000) /* Priority of interrupt 26 */
|
|
#define NVIC_IPR6_PRI_27 ((u32)0xFF000000) /* Priority of interrupt 27 */
|
|
|
|
|
|
/****************** Bit definition for NVIC_PRI7 register *******************/
|
|
#define NVIC_IPR7_PRI_28 ((u32)0x000000FF) /* Priority of interrupt 28 */
|
|
#define NVIC_IPR7_PRI_29 ((u32)0x0000FF00) /* Priority of interrupt 29 */
|
|
#define NVIC_IPR7_PRI_30 ((u32)0x00FF0000) /* Priority of interrupt 30 */
|
|
#define NVIC_IPR7_PRI_31 ((u32)0xFF000000) /* Priority of interrupt 31 */
|
|
|
|
|
|
/****************** Bit definition for SCB_CPUID register *******************/
|
|
#define SCB_CPUID_REVISION ((u32)0x0000000F) /* Implementation defined revision number */
|
|
#define SCB_CPUID_PARTNO ((u32)0x0000FFF0) /* Number of processor within family */
|
|
#define SCB_CPUID_Constant ((u32)0x000F0000) /* Reads as 0x0F */
|
|
#define SCB_CPUID_VARIANT ((u32)0x00F00000) /* Implementation defined variant number */
|
|
#define SCB_CPUID_IMPLEMENTER ((u32)0xFF000000) /* Implementer code. ARM is 0x41 */
|
|
|
|
|
|
/******************* Bit definition for SCB_ICSR register *******************/
|
|
#define SCB_ICSR_VECTACTIVE ((u32)0x000001FF) /* Active ISR number field */
|
|
#define SCB_ICSR_RETTOBASE ((u32)0x00000800) /* All active exceptions minus the IPSR_current_exception yields the empty set */
|
|
#define SCB_ICSR_VECTPENDING ((u32)0x003FF000) /* Pending ISR number field */
|
|
#define SCB_ICSR_ISRPENDING ((u32)0x00400000) /* Interrupt pending flag */
|
|
#define SCB_ICSR_ISRPREEMPT ((u32)0x00800000) /* It indicates that a pending interrupt becomes active in the next running cycle */
|
|
#define SCB_ICSR_PENDSTCLR ((u32)0x02000000) /* Clear pending SysTick bit */
|
|
#define SCB_ICSR_PENDSTSET ((u32)0x04000000) /* Set pending SysTick bit */
|
|
#define SCB_ICSR_PENDSVCLR ((u32)0x08000000) /* Clear pending pendSV bit */
|
|
#define SCB_ICSR_PENDSVSET ((u32)0x10000000) /* Set pending pendSV bit */
|
|
#define SCB_ICSR_NMIPENDSET ((u32)0x80000000) /* Set pending NMI bit */
|
|
|
|
|
|
/******************* Bit definition for SCB_VTOR register *******************/
|
|
#define SCB_VTOR_TBLOFF ((u32)0x1FFFFF80) /* Vector table base offset field */
|
|
#define SCB_VTOR_TBLBASE ((u32)0x20000000) /* Table base in code(0) or RAM(1) */
|
|
|
|
|
|
/****************** Bit definition for SCB_AIRCR register *******************/
|
|
#define SCB_AIRCR_VECTRESET ((u32)0x00000001) /* System Reset bit */
|
|
#define SCB_AIRCR_VECTCLRACTIVE ((u32)0x00000002) /* Clear active vector bit */
|
|
#define SCB_AIRCR_SYSRESETREQ ((u32)0x00000004) /* Requests chip control logic to generate a reset */
|
|
|
|
#define SCB_AIRCR_PRIGROUP ((u32)0x00000700) /* PRIGROUP[2:0] bits (Priority group) */
|
|
#define SCB_AIRCR_PRIGROUP_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define SCB_AIRCR_PRIGROUP_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define SCB_AIRCR_PRIGROUP_2 ((u32)0x00000400) /* Bit 2 */
|
|
|
|
/* prority group configuration */
|
|
#define SCB_AIRCR_PRIGROUP0 ((u32)0x00000000) /* Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) */
|
|
#define SCB_AIRCR_PRIGROUP1 ((u32)0x00000100) /* Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) */
|
|
#define SCB_AIRCR_PRIGROUP2 ((u32)0x00000200) /* Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) */
|
|
#define SCB_AIRCR_PRIGROUP3 ((u32)0x00000300) /* Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) */
|
|
#define SCB_AIRCR_PRIGROUP4 ((u32)0x00000400) /* Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) */
|
|
#define SCB_AIRCR_PRIGROUP5 ((u32)0x00000500) /* Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) */
|
|
#define SCB_AIRCR_PRIGROUP6 ((u32)0x00000600) /* Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) */
|
|
#define SCB_AIRCR_PRIGROUP7 ((u32)0x00000700) /* Priority group=7 (no pre-emption priority, 8 bits of subpriority) */
|
|
|
|
#define SCB_AIRCR_ENDIANESS ((u32)0x00008000) /* Data endianness bit */
|
|
#define SCB_AIRCR_VECTKEY ((u32)0xFFFF0000) /* Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) */
|
|
|
|
|
|
/******************* Bit definition for SCB_SCR register ********************/
|
|
#define SCB_SCR_SLEEPONEXIT ((u8)0x02) /* Sleep on exit bit */
|
|
#define SCB_SCR_SLEEPDEEP ((u8)0x04) /* Sleep deep bit */
|
|
#define SCB_SCR_SEVONPEND ((u8)0x10) /* Wake up from WFE */
|
|
|
|
|
|
/******************** Bit definition for SCB_CCR register *******************/
|
|
#define SCB_CCR_NONBASETHRDENA ((u16)0x0001) /* Thread mode can be entered from any level in Handler mode by controlled return value */
|
|
#define SCB_CCR_USERSETMPEND ((u16)0x0002) /* Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception */
|
|
#define SCB_CCR_UNALIGN_TRP ((u16)0x0008) /* Trap for unaligned access */
|
|
#define SCB_CCR_DIV_0_TRP ((u16)0x0010) /* Trap on Divide by 0 */
|
|
#define SCB_CCR_BFHFNMIGN ((u16)0x0100) /* Handlers running at priority -1 and -2 */
|
|
#define SCB_CCR_STKALIGN ((u16)0x0200) /* On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned */
|
|
|
|
|
|
/******************* Bit definition for SCB_SHPR register ********************/
|
|
#define SCB_SHPR_PRI_N ((u32)0x000000FF) /* Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor */
|
|
#define SCB_SHPR_PRI_N1 ((u32)0x0000FF00) /* Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved */
|
|
#define SCB_SHPR_PRI_N2 ((u32)0x00FF0000) /* Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV */
|
|
#define SCB_SHPR_PRI_N3 ((u32)0xFF000000) /* Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick */
|
|
|
|
|
|
/****************** Bit definition for SCB_SHCSR register *******************/
|
|
#define SCB_SHCSR_MEMFAULTACT ((u32)0x00000001) /* MemManage is active */
|
|
#define SCB_SHCSR_BUSFAULTACT ((u32)0x00000002) /* BusFault is active */
|
|
#define SCB_SHCSR_USGFAULTACT ((u32)0x00000008) /* UsageFault is active */
|
|
#define SCB_SHCSR_SVCALLACT ((u32)0x00000080) /* SVCall is active */
|
|
#define SCB_SHCSR_MONITORACT ((u32)0x00000100) /* Monitor is active */
|
|
#define SCB_SHCSR_PENDSVACT ((u32)0x00000400) /* PendSV is active */
|
|
#define SCB_SHCSR_SYSTICKACT ((u32)0x00000800) /* SysTick is active */
|
|
#define SCB_SHCSR_USGFAULTPENDED ((u32)0x00001000) /* Usage Fault is pended */
|
|
#define SCB_SHCSR_MEMFAULTPENDED ((u32)0x00002000) /* MemManage is pended */
|
|
#define SCB_SHCSR_BUSFAULTPENDED ((u32)0x00004000) /* Bus Fault is pended */
|
|
#define SCB_SHCSR_SVCALLPENDED ((u32)0x00008000) /* SVCall is pended */
|
|
#define SCB_SHCSR_MEMFAULTENA ((u32)0x00010000) /* MemManage enable */
|
|
#define SCB_SHCSR_BUSFAULTENA ((u32)0x00020000) /* Bus Fault enable */
|
|
#define SCB_SHCSR_USGFAULTENA ((u32)0x00040000) /* UsageFault enable */
|
|
|
|
|
|
/******************* Bit definition for SCB_CFSR register *******************/
|
|
/* MFSR */
|
|
#define SCB_CFSR_IACCVIOL ((u32)0x00000001) /* Instruction access violation */
|
|
#define SCB_CFSR_DACCVIOL ((u32)0x00000002) /* Data access violation */
|
|
#define SCB_CFSR_MUNSTKERR ((u32)0x00000008) /* Unstacking error */
|
|
#define SCB_CFSR_MSTKERR ((u32)0x00000010) /* Stacking error */
|
|
#define SCB_CFSR_MMARVALID ((u32)0x00000080) /* Memory Manage Address Register address valid flag */
|
|
/* BFSR */
|
|
#define SCB_CFSR_IBUSERR ((u32)0x00000100) /* Instruction bus error flag */
|
|
#define SCB_CFSR_PRECISERR ((u32)0x00000200) /* Precise data bus error */
|
|
#define SCB_CFSR_IMPRECISERR ((u32)0x00000400) /* Imprecise data bus error */
|
|
#define SCB_CFSR_UNSTKERR ((u32)0x00000800) /* Unstacking error */
|
|
#define SCB_CFSR_STKERR ((u32)0x00001000) /* Stacking error */
|
|
#define SCB_CFSR_BFARVALID ((u32)0x00008000) /* Bus Fault Address Register address valid flag */
|
|
/* UFSR */
|
|
#define SCB_CFSR_UNDEFINSTR ((u32)0x00010000) /* The processor attempt to excecute an undefined instruction */
|
|
#define SCB_CFSR_INVSTATE ((u32)0x00020000) /* Invalid combination of EPSR and instruction */
|
|
#define SCB_CFSR_INVPC ((u32)0x00040000) /* Attempt to load EXC_RETURN into pc illegally */
|
|
#define SCB_CFSR_NOCP ((u32)0x00080000) /* Attempt to use a coprocessor instruction */
|
|
#define SCB_CFSR_UNALIGNED ((u32)0x01000000) /* Fault occurs when there is an attempt to make an unaligned memory access */
|
|
#define SCB_CFSR_DIVBYZERO ((u32)0x02000000) /* Fault occurs when SDIV or DIV instruction is used with a divisor of 0 */
|
|
|
|
|
|
/******************* Bit definition for SCB_HFSR register *******************/
|
|
#define SCB_HFSR_VECTTBL ((u32)0x00000002) /* Fault occures because of vector table read on exception processing */
|
|
#define SCB_HFSR_FORCED ((u32)0x40000000) /* Hard Fault activated when a configurable Fault was received and cannot activate */
|
|
#define SCB_HFSR_DEBUGEVT ((u32)0x80000000) /* Fault related to debug */
|
|
|
|
|
|
/******************* Bit definition for SCB_DFSR register *******************/
|
|
#define SCB_DFSR_HALTED ((u8)0x01) /* Halt request flag */
|
|
#define SCB_DFSR_BKPT ((u8)0x02) /* BKPT flag */
|
|
#define SCB_DFSR_DWTTRAP ((u8)0x04) /* Data Watchpoint and Trace (DWT) flag */
|
|
#define SCB_DFSR_VCATCH ((u8)0x08) /* Vector catch flag */
|
|
#define SCB_DFSR_EXTERNAL ((u8)0x10) /* External debug request flag */
|
|
|
|
|
|
/******************* Bit definition for SCB_MMFAR register ******************/
|
|
#define SCB_MMFAR_ADDRESS ((u32)0xFFFFFFFF) /* Mem Manage fault address field */
|
|
|
|
|
|
/******************* Bit definition for SCB_BFAR register *******************/
|
|
#define SCB_BFAR_ADDRESS ((u32)0xFFFFFFFF) /* Bus fault address field */
|
|
|
|
|
|
/******************* Bit definition for SCB_afsr register *******************/
|
|
#define SCB_AFSR_IMPDEF ((u32)0xFFFFFFFF) /* Implementation defined */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* External Interrupt/Event Controller */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for EXTI_IMR register *******************/
|
|
#define EXTI_IMR_MR0 ((u32)0x00000001) /* Interrupt Mask on line 0 */
|
|
#define EXTI_IMR_MR1 ((u32)0x00000002) /* Interrupt Mask on line 1 */
|
|
#define EXTI_IMR_MR2 ((u32)0x00000004) /* Interrupt Mask on line 2 */
|
|
#define EXTI_IMR_MR3 ((u32)0x00000008) /* Interrupt Mask on line 3 */
|
|
#define EXTI_IMR_MR4 ((u32)0x00000010) /* Interrupt Mask on line 4 */
|
|
#define EXTI_IMR_MR5 ((u32)0x00000020) /* Interrupt Mask on line 5 */
|
|
#define EXTI_IMR_MR6 ((u32)0x00000040) /* Interrupt Mask on line 6 */
|
|
#define EXTI_IMR_MR7 ((u32)0x00000080) /* Interrupt Mask on line 7 */
|
|
#define EXTI_IMR_MR8 ((u32)0x00000100) /* Interrupt Mask on line 8 */
|
|
#define EXTI_IMR_MR9 ((u32)0x00000200) /* Interrupt Mask on line 9 */
|
|
#define EXTI_IMR_MR10 ((u32)0x00000400) /* Interrupt Mask on line 10 */
|
|
#define EXTI_IMR_MR11 ((u32)0x00000800) /* Interrupt Mask on line 11 */
|
|
#define EXTI_IMR_MR12 ((u32)0x00001000) /* Interrupt Mask on line 12 */
|
|
#define EXTI_IMR_MR13 ((u32)0x00002000) /* Interrupt Mask on line 13 */
|
|
#define EXTI_IMR_MR14 ((u32)0x00004000) /* Interrupt Mask on line 14 */
|
|
#define EXTI_IMR_MR15 ((u32)0x00008000) /* Interrupt Mask on line 15 */
|
|
#define EXTI_IMR_MR16 ((u32)0x00010000) /* Interrupt Mask on line 16 */
|
|
#define EXTI_IMR_MR17 ((u32)0x00020000) /* Interrupt Mask on line 17 */
|
|
#define EXTI_IMR_MR18 ((u32)0x00040000) /* Interrupt Mask on line 18 */
|
|
|
|
|
|
/******************* Bit definition for EXTI_EMR register *******************/
|
|
#define EXTI_EMR_MR0 ((u32)0x00000001) /* Event Mask on line 0 */
|
|
#define EXTI_EMR_MR1 ((u32)0x00000002) /* Event Mask on line 1 */
|
|
#define EXTI_EMR_MR2 ((u32)0x00000004) /* Event Mask on line 2 */
|
|
#define EXTI_EMR_MR3 ((u32)0x00000008) /* Event Mask on line 3 */
|
|
#define EXTI_EMR_MR4 ((u32)0x00000010) /* Event Mask on line 4 */
|
|
#define EXTI_EMR_MR5 ((u32)0x00000020) /* Event Mask on line 5 */
|
|
#define EXTI_EMR_MR6 ((u32)0x00000040) /* Event Mask on line 6 */
|
|
#define EXTI_EMR_MR7 ((u32)0x00000080) /* Event Mask on line 7 */
|
|
#define EXTI_EMR_MR8 ((u32)0x00000100) /* Event Mask on line 8 */
|
|
#define EXTI_EMR_MR9 ((u32)0x00000200) /* Event Mask on line 9 */
|
|
#define EXTI_EMR_MR10 ((u32)0x00000400) /* Event Mask on line 10 */
|
|
#define EXTI_EMR_MR11 ((u32)0x00000800) /* Event Mask on line 11 */
|
|
#define EXTI_EMR_MR12 ((u32)0x00001000) /* Event Mask on line 12 */
|
|
#define EXTI_EMR_MR13 ((u32)0x00002000) /* Event Mask on line 13 */
|
|
#define EXTI_EMR_MR14 ((u32)0x00004000) /* Event Mask on line 14 */
|
|
#define EXTI_EMR_MR15 ((u32)0x00008000) /* Event Mask on line 15 */
|
|
#define EXTI_EMR_MR16 ((u32)0x00010000) /* Event Mask on line 16 */
|
|
#define EXTI_EMR_MR17 ((u32)0x00020000) /* Event Mask on line 17 */
|
|
#define EXTI_EMR_MR18 ((u32)0x00040000) /* Event Mask on line 18 */
|
|
|
|
|
|
/****************** Bit definition for EXTI_RTSR register *******************/
|
|
#define EXTI_RTSR_TR0 ((u32)0x00000001) /* Rising trigger event configuration bit of line 0 */
|
|
#define EXTI_RTSR_TR1 ((u32)0x00000002) /* Rising trigger event configuration bit of line 1 */
|
|
#define EXTI_RTSR_TR2 ((u32)0x00000004) /* Rising trigger event configuration bit of line 2 */
|
|
#define EXTI_RTSR_TR3 ((u32)0x00000008) /* Rising trigger event configuration bit of line 3 */
|
|
#define EXTI_RTSR_TR4 ((u32)0x00000010) /* Rising trigger event configuration bit of line 4 */
|
|
#define EXTI_RTSR_TR5 ((u32)0x00000020) /* Rising trigger event configuration bit of line 5 */
|
|
#define EXTI_RTSR_TR6 ((u32)0x00000040) /* Rising trigger event configuration bit of line 6 */
|
|
#define EXTI_RTSR_TR7 ((u32)0x00000080) /* Rising trigger event configuration bit of line 7 */
|
|
#define EXTI_RTSR_TR8 ((u32)0x00000100) /* Rising trigger event configuration bit of line 8 */
|
|
#define EXTI_RTSR_TR9 ((u32)0x00000200) /* Rising trigger event configuration bit of line 9 */
|
|
#define EXTI_RTSR_TR10 ((u32)0x00000400) /* Rising trigger event configuration bit of line 10 */
|
|
#define EXTI_RTSR_TR11 ((u32)0x00000800) /* Rising trigger event configuration bit of line 11 */
|
|
#define EXTI_RTSR_TR12 ((u32)0x00001000) /* Rising trigger event configuration bit of line 12 */
|
|
#define EXTI_RTSR_TR13 ((u32)0x00002000) /* Rising trigger event configuration bit of line 13 */
|
|
#define EXTI_RTSR_TR14 ((u32)0x00004000) /* Rising trigger event configuration bit of line 14 */
|
|
#define EXTI_RTSR_TR15 ((u32)0x00008000) /* Rising trigger event configuration bit of line 15 */
|
|
#define EXTI_RTSR_TR16 ((u32)0x00010000) /* Rising trigger event configuration bit of line 16 */
|
|
#define EXTI_RTSR_TR17 ((u32)0x00020000) /* Rising trigger event configuration bit of line 17 */
|
|
#define EXTI_RTSR_TR18 ((u32)0x00040000) /* Rising trigger event configuration bit of line 18 */
|
|
|
|
|
|
/****************** Bit definition for EXTI_FTSR register *******************/
|
|
#define EXTI_FTSR_TR0 ((u32)0x00000001) /* Falling trigger event configuration bit of line 0 */
|
|
#define EXTI_FTSR_TR1 ((u32)0x00000002) /* Falling trigger event configuration bit of line 1 */
|
|
#define EXTI_FTSR_TR2 ((u32)0x00000004) /* Falling trigger event configuration bit of line 2 */
|
|
#define EXTI_FTSR_TR3 ((u32)0x00000008) /* Falling trigger event configuration bit of line 3 */
|
|
#define EXTI_FTSR_TR4 ((u32)0x00000010) /* Falling trigger event configuration bit of line 4 */
|
|
#define EXTI_FTSR_TR5 ((u32)0x00000020) /* Falling trigger event configuration bit of line 5 */
|
|
#define EXTI_FTSR_TR6 ((u32)0x00000040) /* Falling trigger event configuration bit of line 6 */
|
|
#define EXTI_FTSR_TR7 ((u32)0x00000080) /* Falling trigger event configuration bit of line 7 */
|
|
#define EXTI_FTSR_TR8 ((u32)0x00000100) /* Falling trigger event configuration bit of line 8 */
|
|
#define EXTI_FTSR_TR9 ((u32)0x00000200) /* Falling trigger event configuration bit of line 9 */
|
|
#define EXTI_FTSR_TR10 ((u32)0x00000400) /* Falling trigger event configuration bit of line 10 */
|
|
#define EXTI_FTSR_TR11 ((u32)0x00000800) /* Falling trigger event configuration bit of line 11 */
|
|
#define EXTI_FTSR_TR12 ((u32)0x00001000) /* Falling trigger event configuration bit of line 12 */
|
|
#define EXTI_FTSR_TR13 ((u32)0x00002000) /* Falling trigger event configuration bit of line 13 */
|
|
#define EXTI_FTSR_TR14 ((u32)0x00004000) /* Falling trigger event configuration bit of line 14 */
|
|
#define EXTI_FTSR_TR15 ((u32)0x00008000) /* Falling trigger event configuration bit of line 15 */
|
|
#define EXTI_FTSR_TR16 ((u32)0x00010000) /* Falling trigger event configuration bit of line 16 */
|
|
#define EXTI_FTSR_TR17 ((u32)0x00020000) /* Falling trigger event configuration bit of line 17 */
|
|
#define EXTI_FTSR_TR18 ((u32)0x00040000) /* Falling trigger event configuration bit of line 18 */
|
|
|
|
|
|
/****************** Bit definition for EXTI_SWIER register ******************/
|
|
#define EXTI_SWIER_SWIER0 ((u32)0x00000001) /* Software Interrupt on line 0 */
|
|
#define EXTI_SWIER_SWIER1 ((u32)0x00000002) /* Software Interrupt on line 1 */
|
|
#define EXTI_SWIER_SWIER2 ((u32)0x00000004) /* Software Interrupt on line 2 */
|
|
#define EXTI_SWIER_SWIER3 ((u32)0x00000008) /* Software Interrupt on line 3 */
|
|
#define EXTI_SWIER_SWIER4 ((u32)0x00000010) /* Software Interrupt on line 4 */
|
|
#define EXTI_SWIER_SWIER5 ((u32)0x00000020) /* Software Interrupt on line 5 */
|
|
#define EXTI_SWIER_SWIER6 ((u32)0x00000040) /* Software Interrupt on line 6 */
|
|
#define EXTI_SWIER_SWIER7 ((u32)0x00000080) /* Software Interrupt on line 7 */
|
|
#define EXTI_SWIER_SWIER8 ((u32)0x00000100) /* Software Interrupt on line 8 */
|
|
#define EXTI_SWIER_SWIER9 ((u32)0x00000200) /* Software Interrupt on line 9 */
|
|
#define EXTI_SWIER_SWIER10 ((u32)0x00000400) /* Software Interrupt on line 10 */
|
|
#define EXTI_SWIER_SWIER11 ((u32)0x00000800) /* Software Interrupt on line 11 */
|
|
#define EXTI_SWIER_SWIER12 ((u32)0x00001000) /* Software Interrupt on line 12 */
|
|
#define EXTI_SWIER_SWIER13 ((u32)0x00002000) /* Software Interrupt on line 13 */
|
|
#define EXTI_SWIER_SWIER14 ((u32)0x00004000) /* Software Interrupt on line 14 */
|
|
#define EXTI_SWIER_SWIER15 ((u32)0x00008000) /* Software Interrupt on line 15 */
|
|
#define EXTI_SWIER_SWIER16 ((u32)0x00010000) /* Software Interrupt on line 16 */
|
|
#define EXTI_SWIER_SWIER17 ((u32)0x00020000) /* Software Interrupt on line 17 */
|
|
#define EXTI_SWIER_SWIER18 ((u32)0x00040000) /* Software Interrupt on line 18 */
|
|
|
|
|
|
/******************* Bit definition for EXTI_PR register ********************/
|
|
#define EXTI_PR_PR0 ((u32)0x00000001) /* Pending bit 0 */
|
|
#define EXTI_PR_PR1 ((u32)0x00000002) /* Pending bit 1 */
|
|
#define EXTI_PR_PR2 ((u32)0x00000004) /* Pending bit 2 */
|
|
#define EXTI_PR_PR3 ((u32)0x00000008) /* Pending bit 3 */
|
|
#define EXTI_PR_PR4 ((u32)0x00000010) /* Pending bit 4 */
|
|
#define EXTI_PR_PR5 ((u32)0x00000020) /* Pending bit 5 */
|
|
#define EXTI_PR_PR6 ((u32)0x00000040) /* Pending bit 6 */
|
|
#define EXTI_PR_PR7 ((u32)0x00000080) /* Pending bit 7 */
|
|
#define EXTI_PR_PR8 ((u32)0x00000100) /* Pending bit 8 */
|
|
#define EXTI_PR_PR9 ((u32)0x00000200) /* Pending bit 9 */
|
|
#define EXTI_PR_PR10 ((u32)0x00000400) /* Pending bit 10 */
|
|
#define EXTI_PR_PR11 ((u32)0x00000800) /* Pending bit 11 */
|
|
#define EXTI_PR_PR12 ((u32)0x00001000) /* Pending bit 12 */
|
|
#define EXTI_PR_PR13 ((u32)0x00002000) /* Pending bit 13 */
|
|
#define EXTI_PR_PR14 ((u32)0x00004000) /* Pending bit 14 */
|
|
#define EXTI_PR_PR15 ((u32)0x00008000) /* Pending bit 15 */
|
|
#define EXTI_PR_PR16 ((u32)0x00010000) /* Pending bit 16 */
|
|
#define EXTI_PR_PR17 ((u32)0x00020000) /* Pending bit 17 */
|
|
#define EXTI_PR_PR18 ((u32)0x00040000) /* Trigger request occurred on the external interrupt line 18 */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* DMA Controller */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for DMA_ISR register ********************/
|
|
#define DMA_ISR_GIF1 ((u32)0x00000001) /* Channel 1 Global interrupt flag */
|
|
#define DMA_ISR_TCIF1 ((u32)0x00000002) /* Channel 1 Transfer Complete flag */
|
|
#define DMA_ISR_HTIF1 ((u32)0x00000004) /* Channel 1 Half Transfer flag */
|
|
#define DMA_ISR_TEIF1 ((u32)0x00000008) /* Channel 1 Transfer Error flag */
|
|
#define DMA_ISR_GIF2 ((u32)0x00000010) /* Channel 2 Global interrupt flag */
|
|
#define DMA_ISR_TCIF2 ((u32)0x00000020) /* Channel 2 Transfer Complete flag */
|
|
#define DMA_ISR_HTIF2 ((u32)0x00000040) /* Channel 2 Half Transfer flag */
|
|
#define DMA_ISR_TEIF2 ((u32)0x00000080) /* Channel 2 Transfer Error flag */
|
|
#define DMA_ISR_GIF3 ((u32)0x00000100) /* Channel 3 Global interrupt flag */
|
|
#define DMA_ISR_TCIF3 ((u32)0x00000200) /* Channel 3 Transfer Complete flag */
|
|
#define DMA_ISR_HTIF3 ((u32)0x00000400) /* Channel 3 Half Transfer flag */
|
|
#define DMA_ISR_TEIF3 ((u32)0x00000800) /* Channel 3 Transfer Error flag */
|
|
#define DMA_ISR_GIF4 ((u32)0x00001000) /* Channel 4 Global interrupt flag */
|
|
#define DMA_ISR_TCIF4 ((u32)0x00002000) /* Channel 4 Transfer Complete flag */
|
|
#define DMA_ISR_HTIF4 ((u32)0x00004000) /* Channel 4 Half Transfer flag */
|
|
#define DMA_ISR_TEIF4 ((u32)0x00008000) /* Channel 4 Transfer Error flag */
|
|
#define DMA_ISR_GIF5 ((u32)0x00010000) /* Channel 5 Global interrupt flag */
|
|
#define DMA_ISR_TCIF5 ((u32)0x00020000) /* Channel 5 Transfer Complete flag */
|
|
#define DMA_ISR_HTIF5 ((u32)0x00040000) /* Channel 5 Half Transfer flag */
|
|
#define DMA_ISR_TEIF5 ((u32)0x00080000) /* Channel 5 Transfer Error flag */
|
|
#define DMA_ISR_GIF6 ((u32)0x00100000) /* Channel 6 Global interrupt flag */
|
|
#define DMA_ISR_TCIF6 ((u32)0x00200000) /* Channel 6 Transfer Complete flag */
|
|
#define DMA_ISR_HTIF6 ((u32)0x00400000) /* Channel 6 Half Transfer flag */
|
|
#define DMA_ISR_TEIF6 ((u32)0x00800000) /* Channel 6 Transfer Error flag */
|
|
#define DMA_ISR_GIF7 ((u32)0x01000000) /* Channel 7 Global interrupt flag */
|
|
#define DMA_ISR_TCIF7 ((u32)0x02000000) /* Channel 7 Transfer Complete flag */
|
|
#define DMA_ISR_HTIF7 ((u32)0x04000000) /* Channel 7 Half Transfer flag */
|
|
#define DMA_ISR_TEIF7 ((u32)0x08000000) /* Channel 7 Transfer Error flag */
|
|
|
|
|
|
/******************* Bit definition for DMA_IFCR register *******************/
|
|
#define DMA_IFCR_CGIF1 ((u32)0x00000001) /* Channel 1 Global interrupt clearr */
|
|
#define DMA_IFCR_CTCIF1 ((u32)0x00000002) /* Channel 1 Transfer Complete clear */
|
|
#define DMA_IFCR_CHTIF1 ((u32)0x00000004) /* Channel 1 Half Transfer clear */
|
|
#define DMA_IFCR_CTEIF1 ((u32)0x00000008) /* Channel 1 Transfer Error clear */
|
|
#define DMA_IFCR_CGIF2 ((u32)0x00000010) /* Channel 2 Global interrupt clear */
|
|
#define DMA_IFCR_CTCIF2 ((u32)0x00000020) /* Channel 2 Transfer Complete clear */
|
|
#define DMA_IFCR_CHTIF2 ((u32)0x00000040) /* Channel 2 Half Transfer clear */
|
|
#define DMA_IFCR_CTEIF2 ((u32)0x00000080) /* Channel 2 Transfer Error clear */
|
|
#define DMA_IFCR_CGIF3 ((u32)0x00000100) /* Channel 3 Global interrupt clear */
|
|
#define DMA_IFCR_CTCIF3 ((u32)0x00000200) /* Channel 3 Transfer Complete clear */
|
|
#define DMA_IFCR_CHTIF3 ((u32)0x00000400) /* Channel 3 Half Transfer clear */
|
|
#define DMA_IFCR_CTEIF3 ((u32)0x00000800) /* Channel 3 Transfer Error clear */
|
|
#define DMA_IFCR_CGIF4 ((u32)0x00001000) /* Channel 4 Global interrupt clear */
|
|
#define DMA_IFCR_CTCIF4 ((u32)0x00002000) /* Channel 4 Transfer Complete clear */
|
|
#define DMA_IFCR_CHTIF4 ((u32)0x00004000) /* Channel 4 Half Transfer clear */
|
|
#define DMA_IFCR_CTEIF4 ((u32)0x00008000) /* Channel 4 Transfer Error clear */
|
|
#define DMA_IFCR_CGIF5 ((u32)0x00010000) /* Channel 5 Global interrupt clear */
|
|
#define DMA_IFCR_CTCIF5 ((u32)0x00020000) /* Channel 5 Transfer Complete clear */
|
|
#define DMA_IFCR_CHTIF5 ((u32)0x00040000) /* Channel 5 Half Transfer clear */
|
|
#define DMA_IFCR_CTEIF5 ((u32)0x00080000) /* Channel 5 Transfer Error clear */
|
|
#define DMA_IFCR_CGIF6 ((u32)0x00100000) /* Channel 6 Global interrupt clear */
|
|
#define DMA_IFCR_CTCIF6 ((u32)0x00200000) /* Channel 6 Transfer Complete clear */
|
|
#define DMA_IFCR_CHTIF6 ((u32)0x00400000) /* Channel 6 Half Transfer clear */
|
|
#define DMA_IFCR_CTEIF6 ((u32)0x00800000) /* Channel 6 Transfer Error clear */
|
|
#define DMA_IFCR_CGIF7 ((u32)0x01000000) /* Channel 7 Global interrupt clear */
|
|
#define DMA_IFCR_CTCIF7 ((u32)0x02000000) /* Channel 7 Transfer Complete clear */
|
|
#define DMA_IFCR_CHTIF7 ((u32)0x04000000) /* Channel 7 Half Transfer clear */
|
|
#define DMA_IFCR_CTEIF7 ((u32)0x08000000) /* Channel 7 Transfer Error clear */
|
|
|
|
|
|
/******************* Bit definition for DMA_CCR1 register *******************/
|
|
#define DMA_CCR1_EN ((u16)0x0001) /* Channel enable*/
|
|
#define DMA_CCR1_TCIE ((u16)0x0002) /* Transfer complete interrupt enable */
|
|
#define DMA_CCR1_HTIE ((u16)0x0004) /* Half Transfer interrupt enable */
|
|
#define DMA_CCR1_TEIE ((u16)0x0008) /* Transfer error interrupt enable */
|
|
#define DMA_CCR1_DIR ((u16)0x0010) /* Data transfer direction */
|
|
#define DMA_CCR1_CIRC ((u16)0x0020) /* Circular mode */
|
|
#define DMA_CCR1_PINC ((u16)0x0040) /* Peripheral increment mode */
|
|
#define DMA_CCR1_MINC ((u16)0x0080) /* Memory increment mode */
|
|
|
|
#define DMA_CCR1_PSIZE ((u16)0x0300) /* PSIZE[1:0] bits (Peripheral size) */
|
|
#define DMA_CCR1_PSIZE_0 ((u16)0x0100) /* Bit 0 */
|
|
#define DMA_CCR1_PSIZE_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
#define DMA_CCR1_MSIZE ((u16)0x0C00) /* MSIZE[1:0] bits (Memory size) */
|
|
#define DMA_CCR1_MSIZE_0 ((u16)0x0400) /* Bit 0 */
|
|
#define DMA_CCR1_MSIZE_1 ((u16)0x0800) /* Bit 1 */
|
|
|
|
#define DMA_CCR1_PL ((u16)0x3000) /* PL[1:0] bits(Channel Priority level) */
|
|
#define DMA_CCR1_PL_0 ((u16)0x1000) /* Bit 0 */
|
|
#define DMA_CCR1_PL_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define DMA_CCR1_MEM2MEM ((u16)0x4000) /* Memory to memory mode */
|
|
|
|
|
|
/******************* Bit definition for DMA_CCR2 register *******************/
|
|
#define DMA_CCR2_EN ((u16)0x0001) /* Channel enable */
|
|
#define DMA_CCR2_TCIE ((u16)0x0002) /* ransfer complete interrupt enable */
|
|
#define DMA_CCR2_HTIE ((u16)0x0004) /* Half Transfer interrupt enable */
|
|
#define DMA_CCR2_TEIE ((u16)0x0008) /* Transfer error interrupt enable */
|
|
#define DMA_CCR2_DIR ((u16)0x0010) /* Data transfer direction */
|
|
#define DMA_CCR2_CIRC ((u16)0x0020) /* Circular mode */
|
|
#define DMA_CCR2_PINC ((u16)0x0040) /* Peripheral increment mode */
|
|
#define DMA_CCR2_MINC ((u16)0x0080) /* Memory increment mode */
|
|
|
|
#define DMA_CCR2_PSIZE ((u16)0x0300) /* PSIZE[1:0] bits (Peripheral size) */
|
|
#define DMA_CCR2_PSIZE_0 ((u16)0x0100) /* Bit 0 */
|
|
#define DMA_CCR2_PSIZE_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
#define DMA_CCR2_MSIZE ((u16)0x0C00) /* MSIZE[1:0] bits (Memory size) */
|
|
#define DMA_CCR2_MSIZE_0 ((u16)0x0400) /* Bit 0 */
|
|
#define DMA_CCR2_MSIZE_1 ((u16)0x0800) /* Bit 1 */
|
|
|
|
#define DMA_CCR2_PL ((u16)0x3000) /* PL[1:0] bits (Channel Priority level) */
|
|
#define DMA_CCR2_PL_0 ((u16)0x1000) /* Bit 0 */
|
|
#define DMA_CCR2_PL_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define DMA_CCR2_MEM2MEM ((u16)0x4000) /* Memory to memory mode */
|
|
|
|
|
|
/******************* Bit definition for DMA_CCR3 register *******************/
|
|
#define DMA_CCR3_EN ((u16)0x0001) /* Channel enable */
|
|
#define DMA_CCR3_TCIE ((u16)0x0002) /* Transfer complete interrupt enable */
|
|
#define DMA_CCR3_HTIE ((u16)0x0004) /* Half Transfer interrupt enable */
|
|
#define DMA_CCR3_TEIE ((u16)0x0008) /* Transfer error interrupt enable */
|
|
#define DMA_CCR3_DIR ((u16)0x0010) /* Data transfer direction */
|
|
#define DMA_CCR3_CIRC ((u16)0x0020) /* Circular mode */
|
|
#define DMA_CCR3_PINC ((u16)0x0040) /* Peripheral increment mode */
|
|
#define DMA_CCR3_MINC ((u16)0x0080) /* Memory increment mode */
|
|
|
|
#define DMA_CCR3_PSIZE ((u16)0x0300) /* PSIZE[1:0] bits (Peripheral size) */
|
|
#define DMA_CCR3_PSIZE_0 ((u16)0x0100) /* Bit 0 */
|
|
#define DMA_CCR3_PSIZE_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
#define DMA_CCR3_MSIZE ((u16)0x0C00) /* MSIZE[1:0] bits (Memory size) */
|
|
#define DMA_CCR3_MSIZE_0 ((u16)0x0400) /* Bit 0 */
|
|
#define DMA_CCR3_MSIZE_1 ((u16)0x0800) /* Bit 1 */
|
|
|
|
#define DMA_CCR3_PL ((u16)0x3000) /* PL[1:0] bits (Channel Priority level) */
|
|
#define DMA_CCR3_PL_0 ((u16)0x1000) /* Bit 0 */
|
|
#define DMA_CCR3_PL_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define DMA_CCR3_MEM2MEM ((u16)0x4000) /* Memory to memory mode */
|
|
|
|
|
|
/******************* Bit definition for DMA_CCR4 register *******************/
|
|
#define DMA_CCR4_EN ((u16)0x0001) /* Channel enable */
|
|
#define DMA_CCR4_TCIE ((u16)0x0002) /* Transfer complete interrupt enable */
|
|
#define DMA_CCR4_HTIE ((u16)0x0004) /* Half Transfer interrupt enable */
|
|
#define DMA_CCR4_TEIE ((u16)0x0008) /* Transfer error interrupt enable */
|
|
#define DMA_CCR4_DIR ((u16)0x0010) /* Data transfer direction */
|
|
#define DMA_CCR4_CIRC ((u16)0x0020) /* Circular mode */
|
|
#define DMA_CCR4_PINC ((u16)0x0040) /* Peripheral increment mode */
|
|
#define DMA_CCR4_MINC ((u16)0x0080) /* Memory increment mode */
|
|
|
|
#define DMA_CCR4_PSIZE ((u16)0x0300) /* PSIZE[1:0] bits (Peripheral size) */
|
|
#define DMA_CCR4_PSIZE_0 ((u16)0x0100) /* Bit 0 */
|
|
#define DMA_CCR4_PSIZE_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
#define DMA_CCR4_MSIZE ((u16)0x0C00) /* MSIZE[1:0] bits (Memory size) */
|
|
#define DMA_CCR4_MSIZE_0 ((u16)0x0400) /* Bit 0 */
|
|
#define DMA_CCR4_MSIZE_1 ((u16)0x0800) /* Bit 1 */
|
|
|
|
#define DMA_CCR4_PL ((u16)0x3000) /* PL[1:0] bits (Channel Priority level) */
|
|
#define DMA_CCR4_PL_0 ((u16)0x1000) /* Bit 0 */
|
|
#define DMA_CCR4_PL_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define DMA_CCR4_MEM2MEM ((u16)0x4000) /* Memory to memory mode */
|
|
|
|
|
|
/****************** Bit definition for DMA_CCR5 register *******************/
|
|
#define DMA_CCR5_EN ((u16)0x0001) /* Channel enable */
|
|
#define DMA_CCR5_TCIE ((u16)0x0002) /* Transfer complete interrupt enable */
|
|
#define DMA_CCR5_HTIE ((u16)0x0004) /* Half Transfer interrupt enable */
|
|
#define DMA_CCR5_TEIE ((u16)0x0008) /* Transfer error interrupt enable */
|
|
#define DMA_CCR5_DIR ((u16)0x0010) /* Data transfer direction */
|
|
#define DMA_CCR5_CIRC ((u16)0x0020) /* Circular mode */
|
|
#define DMA_CCR5_PINC ((u16)0x0040) /* Peripheral increment mode */
|
|
#define DMA_CCR5_MINC ((u16)0x0080) /* Memory increment mode */
|
|
|
|
#define DMA_CCR5_PSIZE ((u16)0x0300) /* PSIZE[1:0] bits (Peripheral size) */
|
|
#define DMA_CCR5_PSIZE_0 ((u16)0x0100) /* Bit 0 */
|
|
#define DMA_CCR5_PSIZE_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
#define DMA_CCR5_MSIZE ((u16)0x0C00) /* MSIZE[1:0] bits (Memory size) */
|
|
#define DMA_CCR5_MSIZE_0 ((u16)0x0400) /* Bit 0 */
|
|
#define DMA_CCR5_MSIZE_1 ((u16)0x0800) /* Bit 1 */
|
|
|
|
#define DMA_CCR5_PL ((u16)0x3000) /* PL[1:0] bits (Channel Priority level) */
|
|
#define DMA_CCR5_PL_0 ((u16)0x1000) /* Bit 0 */
|
|
#define DMA_CCR5_PL_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define DMA_CCR5_MEM2MEM ((u16)0x4000) /* Memory to memory mode enable */
|
|
|
|
|
|
/******************* Bit definition for DMA_CCR6 register *******************/
|
|
#define DMA_CCR6_EN ((u16)0x0001) /* Channel enable */
|
|
#define DMA_CCR6_TCIE ((u16)0x0002) /* Transfer complete interrupt enable */
|
|
#define DMA_CCR6_HTIE ((u16)0x0004) /* Half Transfer interrupt enable */
|
|
#define DMA_CCR6_TEIE ((u16)0x0008) /* Transfer error interrupt enable */
|
|
#define DMA_CCR6_DIR ((u16)0x0010) /* Data transfer direction */
|
|
#define DMA_CCR6_CIRC ((u16)0x0020) /* Circular mode */
|
|
#define DMA_CCR6_PINC ((u16)0x0040) /* Peripheral increment mode */
|
|
#define DMA_CCR6_MINC ((u16)0x0080) /* Memory increment mode */
|
|
|
|
#define DMA_CCR6_PSIZE ((u16)0x0300) /* PSIZE[1:0] bits (Peripheral size) */
|
|
#define DMA_CCR6_PSIZE_0 ((u16)0x0100) /* Bit 0 */
|
|
#define DMA_CCR6_PSIZE_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
#define DMA_CCR6_MSIZE ((u16)0x0C00) /* MSIZE[1:0] bits (Memory size) */
|
|
#define DMA_CCR6_MSIZE_0 ((u16)0x0400) /* Bit 0 */
|
|
#define DMA_CCR6_MSIZE_1 ((u16)0x0800) /* Bit 1 */
|
|
|
|
#define DMA_CCR6_PL ((u16)0x3000) /* PL[1:0] bits (Channel Priority level) */
|
|
#define DMA_CCR6_PL_0 ((u16)0x1000) /* Bit 0 */
|
|
#define DMA_CCR6_PL_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define DMA_CCR6_MEM2MEM ((u16)0x4000) /* Memory to memory mode */
|
|
|
|
|
|
/******************* Bit definition for DMA_CCR7 register *******************/
|
|
#define DMA_CCR7_EN ((u16)0x0001) /* Channel enable */
|
|
#define DMA_CCR7_TCIE ((u16)0x0002) /* Transfer complete interrupt enable */
|
|
#define DMA_CCR7_HTIE ((u16)0x0004) /* Half Transfer interrupt enable */
|
|
#define DMA_CCR7_TEIE ((u16)0x0008) /* Transfer error interrupt enable */
|
|
#define DMA_CCR7_DIR ((u16)0x0010) /* Data transfer direction */
|
|
#define DMA_CCR7_CIRC ((u16)0x0020) /* Circular mode */
|
|
#define DMA_CCR7_PINC ((u16)0x0040) /* Peripheral increment mode */
|
|
#define DMA_CCR7_MINC ((u16)0x0080) /* Memory increment mode */
|
|
|
|
#define DMA_CCR7_PSIZE , ((u16)0x0300) /* PSIZE[1:0] bits (Peripheral size) */
|
|
#define DMA_CCR7_PSIZE_0 ((u16)0x0100) /* Bit 0 */
|
|
#define DMA_CCR7_PSIZE_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
#define DMA_CCR7_MSIZE ((u16)0x0C00) /* MSIZE[1:0] bits (Memory size) */
|
|
#define DMA_CCR7_MSIZE_0 ((u16)0x0400) /* Bit 0 */
|
|
#define DMA_CCR7_MSIZE_1 ((u16)0x0800) /* Bit 1 */
|
|
|
|
#define DMA_CCR7_PL ((u16)0x3000) /* PL[1:0] bits (Channel Priority level) */
|
|
#define DMA_CCR7_PL_0 ((u16)0x1000) /* Bit 0 */
|
|
#define DMA_CCR7_PL_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define DMA_CCR7_MEM2MEM ((u16)0x4000) /* Memory to memory mode enable */
|
|
|
|
|
|
/****************** Bit definition for DMA_CNDTR1 register ******************/
|
|
#define DMA_CNDTR1_NDT ((u16)0xFFFF) /* Number of data to Transfer */
|
|
|
|
|
|
/****************** Bit definition for DMA_CNDTR2 register ******************/
|
|
#define DMA_CNDTR2_NDT ((u16)0xFFFF) /* Number of data to Transfer */
|
|
|
|
|
|
/****************** Bit definition for DMA_CNDTR3 register ******************/
|
|
#define DMA_CNDTR3_NDT ((u16)0xFFFF) /* Number of data to Transfer */
|
|
|
|
|
|
/****************** Bit definition for DMA_CNDTR4 register ******************/
|
|
#define DMA_CNDTR4_NDT ((u16)0xFFFF) /* Number of data to Transfer */
|
|
|
|
|
|
/****************** Bit definition for DMA_CNDTR5 register ******************/
|
|
#define DMA_CNDTR5_NDT ((u16)0xFFFF) /* Number of data to Transfer */
|
|
|
|
|
|
/****************** Bit definition for DMA_CNDTR6 register ******************/
|
|
#define DMA_CNDTR6_NDT ((u16)0xFFFF) /* Number of data to Transfer */
|
|
|
|
|
|
/****************** Bit definition for DMA_CNDTR7 register ******************/
|
|
#define DMA_CNDTR7_NDT ((u16)0xFFFF) /* Number of data to Transfer */
|
|
|
|
|
|
/****************** Bit definition for DMA_CPAR1 register *******************/
|
|
#define DMA_CPAR1_PA ((u32)0xFFFFFFFF) /* Peripheral Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CPAR2 register *******************/
|
|
#define DMA_CPAR2_PA ((u32)0xFFFFFFFF) /* Peripheral Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CPAR3 register *******************/
|
|
#define DMA_CPAR3_PA ((u32)0xFFFFFFFF) /* Peripheral Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CPAR4 register *******************/
|
|
#define DMA_CPAR4_PA ((u32)0xFFFFFFFF) /* Peripheral Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CPAR5 register *******************/
|
|
#define DMA_CPAR5_PA ((u32)0xFFFFFFFF) /* Peripheral Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CPAR6 register *******************/
|
|
#define DMA_CPAR6_PA ((u32)0xFFFFFFFF) /* Peripheral Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CPAR7 register *******************/
|
|
#define DMA_CPAR7_PA ((u32)0xFFFFFFFF) /* Peripheral Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CMAR1 register *******************/
|
|
#define DMA_CMAR1_MA ((u32)0xFFFFFFFF) /* Memory Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CMAR2 register *******************/
|
|
#define DMA_CMAR2_MA ((u32)0xFFFFFFFF) /* Memory Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CMAR3 register *******************/
|
|
#define DMA_CMAR3_MA ((u32)0xFFFFFFFF) /* Memory Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CMAR4 register *******************/
|
|
#define DMA_CMAR4_MA ((u32)0xFFFFFFFF) /* Memory Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CMAR5 register *******************/
|
|
#define DMA_CMAR5_MA ((u32)0xFFFFFFFF) /* Memory Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CMAR6 register *******************/
|
|
#define DMA_CMAR6_MA ((u32)0xFFFFFFFF) /* Memory Address */
|
|
|
|
|
|
/****************** Bit definition for DMA_CMAR7 register *******************/
|
|
#define DMA_CMAR7_MA ((u32)0xFFFFFFFF) /* Memory Address */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Analog to Digital Converter */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************** Bit definition for ADC_SR register ********************/
|
|
#define ADC_SR_AWD ((u8)0x01) /* Analog watchdog flag */
|
|
#define ADC_SR_EOC ((u8)0x02) /* End of conversion */
|
|
#define ADC_SR_JEOC ((u8)0x04) /* Injected channel end of conversion */
|
|
#define ADC_SR_JSTRT ((u8)0x08) /* Injected channel Start flag */
|
|
#define ADC_SR_STRT ((u8)0x10) /* Regular channel Start flag */
|
|
|
|
|
|
/******************* Bit definition for ADC_CR1 register ********************/
|
|
#define ADC_CR1_AWDCH ((u32)0x0000001F) /* AWDCH[4:0] bits (Analog watchdog channel select bits) */
|
|
#define ADC_CR1_AWDCH_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define ADC_CR1_AWDCH_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define ADC_CR1_AWDCH_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define ADC_CR1_AWDCH_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define ADC_CR1_AWDCH_4 ((u32)0x00000010) /* Bit 4 */
|
|
|
|
#define ADC_CR1_EOCIE ((u32)0x00000020) /* Interrupt enable for EOC */
|
|
#define ADC_CR1_AWDIE ((u32)0x00000040) /* AAnalog Watchdog interrupt enable */
|
|
#define ADC_CR1_JEOCIE ((u32)0x00000080) /* Interrupt enable for injected channels */
|
|
#define ADC_CR1_SCAN ((u32)0x00000100) /* Scan mode */
|
|
#define ADC_CR1_AWDSGL ((u32)0x00000200) /* Enable the watchdog on a single channel in scan mode */
|
|
#define ADC_CR1_JAUTO ((u32)0x00000400) /* Automatic injected group conversion */
|
|
#define ADC_CR1_DISCEN ((u32)0x00000800) /* Discontinuous mode on regular channels */
|
|
#define ADC_CR1_JDISCEN ((u32)0x00001000) /* Discontinuous mode on injected channels */
|
|
|
|
#define ADC_CR1_DISCNUM ((u32)0x0000E000) /* DISCNUM[2:0] bits (Discontinuous mode channel count) */
|
|
#define ADC_CR1_DISCNUM_0 ((u32)0x00002000) /* Bit 0 */
|
|
#define ADC_CR1_DISCNUM_1 ((u32)0x00004000) /* Bit 1 */
|
|
#define ADC_CR1_DISCNUM_2 ((u32)0x00008000) /* Bit 2 */
|
|
|
|
#define ADC_CR1_DUALMOD ((u32)0x000F0000) /* DUALMOD[3:0] bits (Dual mode selection) */
|
|
#define ADC_CR1_DUALMOD_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define ADC_CR1_DUALMOD_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define ADC_CR1_DUALMOD_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define ADC_CR1_DUALMOD_3 ((u32)0x00080000) /* Bit 3 */
|
|
|
|
#define ADC_CR1_JAWDEN ((u32)0x00400000) /* Analog watchdog enable on injected channels */
|
|
#define ADC_CR1_AWDEN ((u32)0x00800000) /* Analog watchdog enable on regular channels */
|
|
|
|
|
|
/******************* Bit definition for ADC_CR2 register ********************/
|
|
#define ADC_CR2_ADON ((u32)0x00000001) /* A/D Converter ON / OFF */
|
|
#define ADC_CR2_CONT ((u32)0x00000002) /* Continuous Conversion */
|
|
#define ADC_CR2_CAL ((u32)0x00000004) /* A/D Calibration */
|
|
#define ADC_CR2_RSTCAL ((u32)0x00000008) /* Reset Calibration */
|
|
#define ADC_CR2_DMA ((u32)0x00000100) /* Direct Memory access mode */
|
|
#define ADC_CR2_ALIGN ((u32)0x00000800) /* Data Alignment */
|
|
|
|
#define ADC_CR2_JEXTSEL ((u32)0x00007000) /* JEXTSEL[2:0] bits (External event select for injected group) */
|
|
#define ADC_CR2_JEXTSEL_0 ((u32)0x00001000) /* Bit 0 */
|
|
#define ADC_CR2_JEXTSEL_1 ((u32)0x00002000) /* Bit 1 */
|
|
#define ADC_CR2_JEXTSEL_2 ((u32)0x00004000) /* Bit 2 */
|
|
|
|
#define ADC_CR2_JEXTTRIG ((u32)0x00008000) /* External Trigger Conversion mode for injected channels */
|
|
|
|
#define ADC_CR2_EXTSEL ((u32)0x000E0000) /* EXTSEL[2:0] bits (External Event Select for regular group) */
|
|
#define ADC_CR2_EXTSEL_0 ((u32)0x00020000) /* Bit 0 */
|
|
#define ADC_CR2_EXTSEL_1 ((u32)0x00040000) /* Bit 1 */
|
|
#define ADC_CR2_EXTSEL_2 ((u32)0x00080000) /* Bit 2 */
|
|
|
|
#define ADC_CR2_EXTTRIG ((u32)0x00100000) /* External Trigger Conversion mode for regular channels */
|
|
#define ADC_CR2_JSWSTART ((u32)0x00200000) /* Start Conversion of injected channels */
|
|
#define ADC_CR2_SWSTART ((u32)0x00400000) /* Start Conversion of regular channels */
|
|
#define ADC_CR2_TSVREFE ((u32)0x00800000) /* Temperature Sensor and VREFINT Enable */
|
|
|
|
|
|
/****************** Bit definition for ADC_SMPR1 register *******************/
|
|
#define ADC_SMPR1_SMP10 ((u32)0x00000007) /* SMP10[2:0] bits (Channel 10 Sample time selection) */
|
|
#define ADC_SMPR1_SMP10_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define ADC_SMPR1_SMP10_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define ADC_SMPR1_SMP10_2 ((u32)0x00000004) /* Bit 2 */
|
|
|
|
#define ADC_SMPR1_SMP11 ((u32)0x00000038) /* SMP11[2:0] bits (Channel 11 Sample time selection) */
|
|
#define ADC_SMPR1_SMP11_0 ((u32)0x00000008) /* Bit 0 */
|
|
#define ADC_SMPR1_SMP11_1 ((u32)0x00000010) /* Bit 1 */
|
|
#define ADC_SMPR1_SMP11_2 ((u32)0x00000020) /* Bit 2 */
|
|
|
|
#define ADC_SMPR1_SMP12 ((u32)0x000001C0) /* SMP12[2:0] bits (Channel 12 Sample time selection) */
|
|
#define ADC_SMPR1_SMP12_0 ((u32)0x00000040) /* Bit 0 */
|
|
#define ADC_SMPR1_SMP12_1 ((u32)0x00000080) /* Bit 1 */
|
|
#define ADC_SMPR1_SMP12_2 ((u32)0x00000100) /* Bit 2 */
|
|
|
|
#define ADC_SMPR1_SMP13 ((u32)0x00000E00) /* SMP13[2:0] bits (Channel 13 Sample time selection) */
|
|
#define ADC_SMPR1_SMP13_0 ((u32)0x00000200) /* Bit 0 */
|
|
#define ADC_SMPR1_SMP13_1 ((u32)0x00000400) /* Bit 1 */
|
|
#define ADC_SMPR1_SMP13_2 ((u32)0x00000800) /* Bit 2 */
|
|
|
|
#define ADC_SMPR1_SMP14 ((u32)0x00007000) /* SMP14[2:0] bits (Channel 14 Sample time selection) */
|
|
#define ADC_SMPR1_SMP14_0 ((u32)0x00001000) /* Bit 0 */
|
|
#define ADC_SMPR1_SMP14_1 ((u32)0x00002000) /* Bit 1 */
|
|
#define ADC_SMPR1_SMP14_2 ((u32)0x00004000) /* Bit 2 */
|
|
|
|
#define ADC_SMPR1_SMP15 ((u32)0x00038000) /* SMP15[2:0] bits (Channel 15 Sample time selection) */
|
|
#define ADC_SMPR1_SMP15_0 ((u32)0x00008000) /* Bit 0 */
|
|
#define ADC_SMPR1_SMP15_1 ((u32)0x00010000) /* Bit 1 */
|
|
#define ADC_SMPR1_SMP15_2 ((u32)0x00020000) /* Bit 2 */
|
|
|
|
#define ADC_SMPR1_SMP16 ((u32)0x001C0000) /* SMP16[2:0] bits (Channel 16 Sample time selection) */
|
|
#define ADC_SMPR1_SMP16_0 ((u32)0x00040000) /* Bit 0 */
|
|
#define ADC_SMPR1_SMP16_1 ((u32)0x00080000) /* Bit 1 */
|
|
#define ADC_SMPR1_SMP16_2 ((u32)0x00100000) /* Bit 2 */
|
|
|
|
#define ADC_SMPR1_SMP17 ((u32)0x00E00000) /* SMP17[2:0] bits (Channel 17 Sample time selection) */
|
|
#define ADC_SMPR1_SMP17_0 ((u32)0x00200000) /* Bit 0 */
|
|
#define ADC_SMPR1_SMP17_1 ((u32)0x00400000) /* Bit 1 */
|
|
#define ADC_SMPR1_SMP17_2 ((u32)0x00800000) /* Bit 2 */
|
|
|
|
|
|
/****************** Bit definition for ADC_SMPR2 register *******************/
|
|
#define ADC_SMPR2_SMP0 ((u32)0x00000007) /* SMP0[2:0] bits (Channel 0 Sample time selection) */
|
|
#define ADC_SMPR2_SMP0_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define ADC_SMPR2_SMP0_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define ADC_SMPR2_SMP0_2 ((u32)0x00000004) /* Bit 2 */
|
|
|
|
#define ADC_SMPR2_SMP1 ((u32)0x00000038) /* SMP1[2:0] bits (Channel 1 Sample time selection) */
|
|
#define ADC_SMPR2_SMP1_0 ((u32)0x00000008) /* Bit 0 */
|
|
#define ADC_SMPR2_SMP1_1 ((u32)0x00000010) /* Bit 1 */
|
|
#define ADC_SMPR2_SMP1_2 ((u32)0x00000020) /* Bit 2 */
|
|
|
|
#define ADC_SMPR2_SMP2 ((u32)0x000001C0) /* SMP2[2:0] bits (Channel 2 Sample time selection) */
|
|
#define ADC_SMPR2_SMP2_0 ((u32)0x00000040) /* Bit 0 */
|
|
#define ADC_SMPR2_SMP2_1 ((u32)0x00000080) /* Bit 1 */
|
|
#define ADC_SMPR2_SMP2_2 ((u32)0x00000100) /* Bit 2 */
|
|
|
|
#define ADC_SMPR2_SMP3 ((u32)0x00000E00) /* SMP3[2:0] bits (Channel 3 Sample time selection) */
|
|
#define ADC_SMPR2_SMP3_0 ((u32)0x00000200) /* Bit 0 */
|
|
#define ADC_SMPR2_SMP3_1 ((u32)0x00000400) /* Bit 1 */
|
|
#define ADC_SMPR2_SMP3_2 ((u32)0x00000800) /* Bit 2 */
|
|
|
|
#define ADC_SMPR2_SMP4 ((u32)0x00007000) /* SMP4[2:0] bits (Channel 4 Sample time selection) */
|
|
#define ADC_SMPR2_SMP4_0 ((u32)0x00001000) /* Bit 0 */
|
|
#define ADC_SMPR2_SMP4_1 ((u32)0x00002000) /* Bit 1 */
|
|
#define ADC_SMPR2_SMP4_2 ((u32)0x00004000) /* Bit 2 */
|
|
|
|
#define ADC_SMPR2_SMP5 ((u32)0x00038000) /* SMP5[2:0] bits (Channel 5 Sample time selection) */
|
|
#define ADC_SMPR2_SMP5_0 ((u32)0x00008000) /* Bit 0 */
|
|
#define ADC_SMPR2_SMP5_1 ((u32)0x00010000) /* Bit 1 */
|
|
#define ADC_SMPR2_SMP5_2 ((u32)0x00020000) /* Bit 2 */
|
|
|
|
#define ADC_SMPR2_SMP6 ((u32)0x001C0000) /* SMP6[2:0] bits (Channel 6 Sample time selection) */
|
|
#define ADC_SMPR2_SMP6_0 ((u32)0x00040000) /* Bit 0 */
|
|
#define ADC_SMPR2_SMP6_1 ((u32)0x00080000) /* Bit 1 */
|
|
#define ADC_SMPR2_SMP6_2 ((u32)0x00100000) /* Bit 2 */
|
|
|
|
#define ADC_SMPR2_SMP7 ((u32)0x00E00000) /* SMP7[2:0] bits (Channel 7 Sample time selection) */
|
|
#define ADC_SMPR2_SMP7_0 ((u32)0x00200000) /* Bit 0 */
|
|
#define ADC_SMPR2_SMP7_1 ((u32)0x00400000) /* Bit 1 */
|
|
#define ADC_SMPR2_SMP7_2 ((u32)0x00800000) /* Bit 2 */
|
|
|
|
#define ADC_SMPR2_SMP8 ((u32)0x07000000) /* SMP8[2:0] bits (Channel 8 Sample time selection) */
|
|
#define ADC_SMPR2_SMP8_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define ADC_SMPR2_SMP8_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define ADC_SMPR2_SMP8_2 ((u32)0x04000000) /* Bit 2 */
|
|
|
|
#define ADC_SMPR2_SMP9 ((u32)0x38000000) /* SMP9[2:0] bits (Channel 9 Sample time selection) */
|
|
#define ADC_SMPR2_SMP9_0 ((u32)0x08000000) /* Bit 0 */
|
|
#define ADC_SMPR2_SMP9_1 ((u32)0x10000000) /* Bit 1 */
|
|
#define ADC_SMPR2_SMP9_2 ((u32)0x20000000) /* Bit 2 */
|
|
|
|
|
|
/****************** Bit definition for ADC_JOFR1 register *******************/
|
|
#define ADC_JOFR1_JOFFSET1 ((u16)0x0FFF) /* Data offset for injected channel 1 */
|
|
|
|
|
|
/****************** Bit definition for ADC_JOFR2 register *******************/
|
|
#define ADC_JOFR2_JOFFSET2 ((u16)0x0FFF) /* Data offset for injected channel 2 */
|
|
|
|
|
|
/****************** Bit definition for ADC_JOFR3 register *******************/
|
|
#define ADC_JOFR3_JOFFSET3 ((u16)0x0FFF) /* Data offset for injected channel 3 */
|
|
|
|
|
|
/****************** Bit definition for ADC_JOFR4 register *******************/
|
|
#define ADC_JOFR4_JOFFSET4 ((u16)0x0FFF) /* Data offset for injected channel 4 */
|
|
|
|
|
|
/******************* Bit definition for ADC_HTR register ********************/
|
|
#define ADC_HTR_HT ((u16)0x0FFF) /* Analog watchdog high threshold */
|
|
|
|
|
|
/******************* Bit definition for ADC_LTR register ********************/
|
|
#define ADC_LTR_LT ((u16)0x0FFF) /* Analog watchdog low threshold */
|
|
|
|
|
|
/******************* Bit definition for ADC_SQR1 register *******************/
|
|
#define ADC_SQR1_SQ13 ((u32)0x0000001F) /* SQ13[4:0] bits (13th conversion in regular sequence) */
|
|
#define ADC_SQR1_SQ13_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define ADC_SQR1_SQ13_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define ADC_SQR1_SQ13_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define ADC_SQR1_SQ13_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define ADC_SQR1_SQ13_4 ((u32)0x00000010) /* Bit 4 */
|
|
|
|
#define ADC_SQR1_SQ14 ((u32)0x000003E0) /* SQ14[4:0] bits (14th conversion in regular sequence) */
|
|
#define ADC_SQR1_SQ14_0 ((u32)0x00000020) /* Bit 0 */
|
|
#define ADC_SQR1_SQ14_1 ((u32)0x00000040) /* Bit 1 */
|
|
#define ADC_SQR1_SQ14_2 ((u32)0x00000080) /* Bit 2 */
|
|
#define ADC_SQR1_SQ14_3 ((u32)0x00000100) /* Bit 3 */
|
|
#define ADC_SQR1_SQ14_4 ((u32)0x00000200) /* Bit 4 */
|
|
|
|
#define ADC_SQR1_SQ15 ((u32)0x00007C00) /* SQ15[4:0] bits (15th conversion in regular sequence) */
|
|
#define ADC_SQR1_SQ15_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define ADC_SQR1_SQ15_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define ADC_SQR1_SQ15_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define ADC_SQR1_SQ15_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define ADC_SQR1_SQ15_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define ADC_SQR1_SQ16 ((u32)0x000F8000) /* SQ16[4:0] bits (16th conversion in regular sequence) */
|
|
#define ADC_SQR1_SQ16_0 ((u32)0x00008000) /* Bit 0 */
|
|
#define ADC_SQR1_SQ16_1 ((u32)0x00010000) /* Bit 1 */
|
|
#define ADC_SQR1_SQ16_2 ((u32)0x00020000) /* Bit 2 */
|
|
#define ADC_SQR1_SQ16_3 ((u32)0x00040000) /* Bit 3 */
|
|
#define ADC_SQR1_SQ16_4 ((u32)0x00080000) /* Bit 4 */
|
|
|
|
#define ADC_SQR1_L ((u32)0x00F00000) /* L[3:0] bits (Regular channel sequence length) */
|
|
#define ADC_SQR1_L_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define ADC_SQR1_L_1 ((u32)0x00200000) /* Bit 1 */
|
|
#define ADC_SQR1_L_2 ((u32)0x00400000) /* Bit 2 */
|
|
#define ADC_SQR1_L_3 ((u32)0x00800000) /* Bit 3 */
|
|
|
|
|
|
/******************* Bit definition for ADC_SQR2 register *******************/
|
|
#define ADC_SQR2_SQ7 ((u32)0x0000001F) /* SQ7[4:0] bits (7th conversion in regular sequence) */
|
|
#define ADC_SQR2_SQ7_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define ADC_SQR2_SQ7_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define ADC_SQR2_SQ7_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define ADC_SQR2_SQ7_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define ADC_SQR2_SQ7_4 ((u32)0x00000010) /* Bit 4 */
|
|
|
|
#define ADC_SQR2_SQ8 ((u32)0x000003E0) /* SQ8[4:0] bits (8th conversion in regular sequence) */
|
|
#define ADC_SQR2_SQ8_0 ((u32)0x00000020) /* Bit 0 */
|
|
#define ADC_SQR2_SQ8_1 ((u32)0x00000040) /* Bit 1 */
|
|
#define ADC_SQR2_SQ8_2 ((u32)0x00000080) /* Bit 2 */
|
|
#define ADC_SQR2_SQ8_3 ((u32)0x00000100) /* Bit 3 */
|
|
#define ADC_SQR2_SQ8_4 ((u32)0x00000200) /* Bit 4 */
|
|
|
|
#define ADC_SQR2_SQ9 ((u32)0x00007C00) /* SQ9[4:0] bits (9th conversion in regular sequence) */
|
|
#define ADC_SQR2_SQ9_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define ADC_SQR2_SQ9_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define ADC_SQR2_SQ9_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define ADC_SQR2_SQ9_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define ADC_SQR2_SQ9_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define ADC_SQR2_SQ10 ((u32)0x000F8000) /* SQ10[4:0] bits (10th conversion in regular sequence) */
|
|
#define ADC_SQR2_SQ10_0 ((u32)0x00008000) /* Bit 0 */
|
|
#define ADC_SQR2_SQ10_1 ((u32)0x00010000) /* Bit 1 */
|
|
#define ADC_SQR2_SQ10_2 ((u32)0x00020000) /* Bit 2 */
|
|
#define ADC_SQR2_SQ10_3 ((u32)0x00040000) /* Bit 3 */
|
|
#define ADC_SQR2_SQ10_4 ((u32)0x00080000) /* Bit 4 */
|
|
|
|
#define ADC_SQR2_SQ11 ((u32)0x01F00000) /* SQ11[4:0] bits (11th conversion in regular sequence) */
|
|
#define ADC_SQR2_SQ11_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define ADC_SQR2_SQ11_1 ((u32)0x00200000) /* Bit 1 */
|
|
#define ADC_SQR2_SQ11_2 ((u32)0x00400000) /* Bit 2 */
|
|
#define ADC_SQR2_SQ11_3 ((u32)0x00800000) /* Bit 3 */
|
|
#define ADC_SQR2_SQ11_4 ((u32)0x01000000) /* Bit 4 */
|
|
|
|
#define ADC_SQR2_SQ12 ((u32)0x3E000000) /* SQ12[4:0] bits (12th conversion in regular sequence) */
|
|
#define ADC_SQR2_SQ12_0 ((u32)0x02000000) /* Bit 0 */
|
|
#define ADC_SQR2_SQ12_1 ((u32)0x04000000) /* Bit 1 */
|
|
#define ADC_SQR2_SQ12_2 ((u32)0x08000000) /* Bit 2 */
|
|
#define ADC_SQR2_SQ12_3 ((u32)0x10000000) /* Bit 3 */
|
|
#define ADC_SQR2_SQ12_4 ((u32)0x20000000) /* Bit 4 */
|
|
|
|
|
|
/******************* Bit definition for ADC_SQR3 register *******************/
|
|
#define ADC_SQR3_SQ1 ((u32)0x0000001F) /* SQ1[4:0] bits (1st conversion in regular sequence) */
|
|
#define ADC_SQR3_SQ1_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define ADC_SQR3_SQ1_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define ADC_SQR3_SQ1_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define ADC_SQR3_SQ1_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define ADC_SQR3_SQ1_4 ((u32)0x00000010) /* Bit 4 */
|
|
|
|
#define ADC_SQR3_SQ2 ((u32)0x000003E0) /* SQ2[4:0] bits (2nd conversion in regular sequence) */
|
|
#define ADC_SQR3_SQ2_0 ((u32)0x00000020) /* Bit 0 */
|
|
#define ADC_SQR3_SQ2_1 ((u32)0x00000040) /* Bit 1 */
|
|
#define ADC_SQR3_SQ2_2 ((u32)0x00000080) /* Bit 2 */
|
|
#define ADC_SQR3_SQ2_3 ((u32)0x00000100) /* Bit 3 */
|
|
#define ADC_SQR3_SQ2_4 ((u32)0x00000200) /* Bit 4 */
|
|
|
|
#define ADC_SQR3_SQ3 ((u32)0x00007C00) /* SQ3[4:0] bits (3rd conversion in regular sequence) */
|
|
#define ADC_SQR3_SQ3_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define ADC_SQR3_SQ3_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define ADC_SQR3_SQ3_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define ADC_SQR3_SQ3_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define ADC_SQR3_SQ3_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define ADC_SQR3_SQ4 ((u32)0x000F8000) /* SQ4[4:0] bits (4th conversion in regular sequence) */
|
|
#define ADC_SQR3_SQ4_0 ((u32)0x00008000) /* Bit 0 */
|
|
#define ADC_SQR3_SQ4_1 ((u32)0x00010000) /* Bit 1 */
|
|
#define ADC_SQR3_SQ4_2 ((u32)0x00020000) /* Bit 2 */
|
|
#define ADC_SQR3_SQ4_3 ((u32)0x00040000) /* Bit 3 */
|
|
#define ADC_SQR3_SQ4_4 ((u32)0x00080000) /* Bit 4 */
|
|
|
|
#define ADC_SQR3_SQ5 ((u32)0x01F00000) /* SQ5[4:0] bits (5th conversion in regular sequence) */
|
|
#define ADC_SQR3_SQ5_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define ADC_SQR3_SQ5_1 ((u32)0x00200000) /* Bit 1 */
|
|
#define ADC_SQR3_SQ5_2 ((u32)0x00400000) /* Bit 2 */
|
|
#define ADC_SQR3_SQ5_3 ((u32)0x00800000) /* Bit 3 */
|
|
#define ADC_SQR3_SQ5_4 ((u32)0x01000000) /* Bit 4 */
|
|
|
|
#define ADC_SQR3_SQ6 ((u32)0x3E000000) /* SQ6[4:0] bits (6th conversion in regular sequence) */
|
|
#define ADC_SQR3_SQ6_0 ((u32)0x02000000) /* Bit 0 */
|
|
#define ADC_SQR3_SQ6_1 ((u32)0x04000000) /* Bit 1 */
|
|
#define ADC_SQR3_SQ6_2 ((u32)0x08000000) /* Bit 2 */
|
|
#define ADC_SQR3_SQ6_3 ((u32)0x10000000) /* Bit 3 */
|
|
#define ADC_SQR3_SQ6_4 ((u32)0x20000000) /* Bit 4 */
|
|
|
|
|
|
/******************* Bit definition for ADC_JSQR register *******************/
|
|
#define ADC_JSQR_JSQ1 ((u32)0x0000001F) /* JSQ1[4:0] bits (1st conversion in injected sequence) */
|
|
#define ADC_JSQR_JSQ1_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define ADC_JSQR_JSQ1_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define ADC_JSQR_JSQ1_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define ADC_JSQR_JSQ1_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define ADC_JSQR_JSQ1_4 ((u32)0x00000010) /* Bit 4 */
|
|
|
|
#define ADC_JSQR_JSQ2 ((u32)0x000003E0) /* JSQ2[4:0] bits (2nd conversion in injected sequence) */
|
|
#define ADC_JSQR_JSQ2_0 ((u32)0x00000020) /* Bit 0 */
|
|
#define ADC_JSQR_JSQ2_1 ((u32)0x00000040) /* Bit 1 */
|
|
#define ADC_JSQR_JSQ2_2 ((u32)0x00000080) /* Bit 2 */
|
|
#define ADC_JSQR_JSQ2_3 ((u32)0x00000100) /* Bit 3 */
|
|
#define ADC_JSQR_JSQ2_4 ((u32)0x00000200) /* Bit 4 */
|
|
|
|
#define ADC_JSQR_JSQ3 ((u32)0x00007C00) /* JSQ3[4:0] bits (3rd conversion in injected sequence) */
|
|
#define ADC_JSQR_JSQ3_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define ADC_JSQR_JSQ3_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define ADC_JSQR_JSQ3_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define ADC_JSQR_JSQ3_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define ADC_JSQR_JSQ3_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define ADC_JSQR_JSQ4 ((u32)0x000F8000) /* JSQ4[4:0] bits (4th conversion in injected sequence) */
|
|
#define ADC_JSQR_JSQ4_0 ((u32)0x00008000) /* Bit 0 */
|
|
#define ADC_JSQR_JSQ4_1 ((u32)0x00010000) /* Bit 1 */
|
|
#define ADC_JSQR_JSQ4_2 ((u32)0x00020000) /* Bit 2 */
|
|
#define ADC_JSQR_JSQ4_3 ((u32)0x00040000) /* Bit 3 */
|
|
#define ADC_JSQR_JSQ4_4 ((u32)0x00080000) /* Bit 4 */
|
|
|
|
#define ADC_JSQR_JL ((u32)0x00300000) /* JL[1:0] bits (Injected Sequence length) */
|
|
#define ADC_JSQR_JL_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define ADC_JSQR_JL_1 ((u32)0x00200000) /* Bit 1 */
|
|
|
|
|
|
/******************* Bit definition for ADC_JDR1 register *******************/
|
|
#define ADC_JDR1_JDATA ((u16)0xFFFF) /* Injected data */
|
|
|
|
|
|
/******************* Bit definition for ADC_JDR2 register *******************/
|
|
#define ADC_JDR2_JDATA ((u16)0xFFFF) /* Injected data */
|
|
|
|
|
|
/******************* Bit definition for ADC_JDR3 register *******************/
|
|
#define ADC_JDR3_JDATA ((u16)0xFFFF) /* Injected data */
|
|
|
|
|
|
/******************* Bit definition for ADC_JDR4 register *******************/
|
|
#define ADC_JDR4_JDATA ((u16)0xFFFF) /* Injected data */
|
|
|
|
|
|
/******************** Bit definition for ADC_DR register ********************/
|
|
#define ADC_DR_DATA ((u32)0x0000FFFF) /* Regular data */
|
|
#define ADC_DR_ADC2DATA ((u32)0xFFFF0000) /* ADC2 data */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Digital to Analog Converter */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************** Bit definition for DAC_CR register ********************/
|
|
#define DAC_CR_EN1 ((u32)0x00000001) /* DAC channel1 enable */
|
|
#define DAC_CR_BOFF1 ((u32)0x00000002) /* DAC channel1 output buffer disable */
|
|
#define DAC_CR_TEN1 ((u32)0x00000004) /* DAC channel1 Trigger enable */
|
|
|
|
#define DAC_CR_TSEL1 ((u32)0x00000038) /* TSEL1[2:0] (DAC channel1 Trigger selection) */
|
|
#define DAC_CR_TSEL1_0 ((u32)0x00000008) /* Bit 0 */
|
|
#define DAC_CR_TSEL1_1 ((u32)0x00000010) /* Bit 1 */
|
|
#define DAC_CR_TSEL1_2 ((u32)0x00000020) /* Bit 2 */
|
|
|
|
#define DAC_CR_WAVE1 ((u32)0x000000C0) /* WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
|
|
#define DAC_CR_WAVE1_0 ((u32)0x00000040) /* Bit 0 */
|
|
#define DAC_CR_WAVE1_1 ((u32)0x00000080) /* Bit 1 */
|
|
|
|
#define DAC_CR_MAMP1 ((u32)0x00000F00) /* MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
|
|
#define DAC_CR_MAMP1_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define DAC_CR_MAMP1_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define DAC_CR_MAMP1_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define DAC_CR_MAMP1_3 ((u32)0x00000800) /* Bit 3 */
|
|
|
|
#define DAC_CR_DMAEN1 ((u32)0x00001000) /* DAC channel1 DMA enable */
|
|
#define DAC_CR_EN2 ((u32)0x00010000) /* DAC channel2 enable */
|
|
#define DAC_CR_BOFF2 ((u32)0x00020000) /* DAC channel2 output buffer disable */
|
|
#define DAC_CR_TEN2 ((u32)0x00040000) /* DAC channel2 Trigger enable */
|
|
|
|
#define DAC_CR_TSEL2 ((u32)0x00380000) /* TSEL2[2:0] (DAC channel2 Trigger selection) */
|
|
#define DAC_CR_TSEL2_0 ((u32)0x00080000) /* Bit 0 */
|
|
#define DAC_CR_TSEL2_1 ((u32)0x00100000) /* Bit 1 */
|
|
#define DAC_CR_TSEL2_2 ((u32)0x00200000) /* Bit 2 */
|
|
|
|
#define DAC_CR_WAVE2 ((u32)0x00C00000) /* WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
|
|
#define DAC_CR_WAVE2_0 ((u32)0x00400000) /* Bit 0 */
|
|
#define DAC_CR_WAVE2_1 ((u32)0x00800000) /* Bit 1 */
|
|
|
|
#define DAC_CR_MAMP2 ((u32)0x0F000000) /* MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
|
|
#define DAC_CR_MAMP2_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define DAC_CR_MAMP2_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define DAC_CR_MAMP2_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define DAC_CR_MAMP2_3 ((u32)0x08000000) /* Bit 3 */
|
|
|
|
#define DAC_CR_DMAEN2 ((u32)0x10000000) /* DAC channel2 DMA enabled */
|
|
|
|
|
|
/***************** Bit definition for DAC_SWTRIGR register ******************/
|
|
#define DAC_SWTRIGR_SWTRIG1 ((u8)0x01) /* DAC channel1 software trigger */
|
|
#define DAC_SWTRIGR_SWTRIG2 ((u8)0x02) /* DAC channel2 software trigger */
|
|
|
|
|
|
/***************** Bit definition for DAC_DHR12R1 register ******************/
|
|
#define DAC_DHR12R1_DACC1DHR ((u16)0x0FFF) /* DAC channel1 12-bit Right aligned data */
|
|
|
|
|
|
/***************** Bit definition for DAC_DHR12L1 register ******************/
|
|
#define DAC_DHR12L1_DACC1DHR ((u16)0xFFF0) /* DAC channel1 12-bit Left aligned data */
|
|
|
|
|
|
/****************** Bit definition for DAC_DHR8R1 register ******************/
|
|
#define DAC_DHR8R1_DACC1DHR ((u8)0xFF) /* DAC channel1 8-bit Right aligned data */
|
|
|
|
|
|
/***************** Bit definition for DAC_DHR12R2 register ******************/
|
|
#define DAC_DHR12R2_DACC2DHR ((u16)0x0FFF) /* DAC channel2 12-bit Right aligned data */
|
|
|
|
|
|
/***************** Bit definition for DAC_DHR12L2 register ******************/
|
|
#define DAC_DHR12L2_DACC2DHR ((u16)0xFFF0) /* DAC channel2 12-bit Left aligned data */
|
|
|
|
|
|
/****************** Bit definition for DAC_DHR8R2 register ******************/
|
|
#define DAC_DHR8R2_DACC2DHR ((u8)0xFF) /* DAC channel2 8-bit Right aligned data */
|
|
|
|
|
|
/***************** Bit definition for DAC_DHR12RD register ******************/
|
|
#define DAC_DHR12RD_DACC1DHR ((u32)0x00000FFF) /* DAC channel1 12-bit Right aligned data */
|
|
#define DAC_DHR12RD_DACC2DHR ((u32)0x0FFF0000) /* DAC channel2 12-bit Right aligned data */
|
|
|
|
|
|
/***************** Bit definition for DAC_DHR12LD register ******************/
|
|
#define DAC_DHR12LD_DACC1DHR ((u32)0x0000FFF0) /* DAC channel1 12-bit Left aligned data */
|
|
#define DAC_DHR12LD_DACC2DHR ((u32)0xFFF00000) /* DAC channel2 12-bit Left aligned data */
|
|
|
|
|
|
/****************** Bit definition for DAC_DHR8RD register ******************/
|
|
#define DAC_DHR8RD_DACC1DHR ((u16)0x00FF) /* DAC channel1 8-bit Right aligned data */
|
|
#define DAC_DHR8RD_DACC2DHR ((u16)0xFF00) /* DAC channel2 8-bit Right aligned data */
|
|
|
|
|
|
/******************* Bit definition for DAC_DOR1 register *******************/
|
|
#define DAC_DOR1_DACC1DOR ((u16)0x0FFF) /* DAC channel1 data output */
|
|
|
|
|
|
/******************* Bit definition for DAC_DOR2 register *******************/
|
|
#define DAC_DOR2_DACC2DOR ((u16)0x0FFF) /* DAC channel2 data output */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* TIM */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for TIM_CR1 register ********************/
|
|
#define TIM_CR1_CEN ((u16)0x0001) /* Counter enable */
|
|
#define TIM_CR1_UDIS ((u16)0x0002) /* Update disable */
|
|
#define TIM_CR1_URS ((u16)0x0004) /* Update request source */
|
|
#define TIM_CR1_OPM ((u16)0x0008) /* One pulse mode */
|
|
#define TIM_CR1_DIR ((u16)0x0010) /* Direction */
|
|
|
|
#define TIM_CR1_CMS ((u16)0x0060) /* CMS[1:0] bits (Center-aligned mode selection) */
|
|
#define TIM_CR1_CMS_0 ((u16)0x0020) /* Bit 0 */
|
|
#define TIM_CR1_CMS_1 ((u16)0x0040) /* Bit 1 */
|
|
|
|
#define TIM_CR1_ARPE ((u16)0x0080) /* Auto-reload preload enable */
|
|
|
|
#define TIM_CR1_CKD ((u16)0x0300) /* CKD[1:0] bits (clock division) */
|
|
#define TIM_CR1_CKD_0 ((u16)0x0100) /* Bit 0 */
|
|
#define TIM_CR1_CKD_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
|
|
/******************* Bit definition for TIM_CR2 register ********************/
|
|
#define TIM_CR2_CCPC ((u16)0x0001) /* Capture/Compare Preloaded Control */
|
|
#define TIM_CR2_CCUS ((u16)0x0004) /* Capture/Compare Control Update Selection */
|
|
#define TIM_CR2_CCDS ((u16)0x0008) /* Capture/Compare DMA Selection */
|
|
|
|
#define TIM_CR2_MMS ((u16)0x0070) /* MMS[2:0] bits (Master Mode Selection) */
|
|
#define TIM_CR2_MMS_0 ((u16)0x0010) /* Bit 0 */
|
|
#define TIM_CR2_MMS_1 ((u16)0x0020) /* Bit 1 */
|
|
#define TIM_CR2_MMS_2 ((u16)0x0040) /* Bit 2 */
|
|
|
|
#define TIM_CR2_TI1S ((u16)0x0080) /* TI1 Selection */
|
|
#define TIM_CR2_OIS1 ((u16)0x0100) /* Output Idle state 1 (OC1 output) */
|
|
#define TIM_CR2_OIS1N ((u16)0x0200) /* Output Idle state 1 (OC1N output) */
|
|
#define TIM_CR2_OIS2 ((u16)0x0400) /* Output Idle state 2 (OC2 output) */
|
|
#define TIM_CR2_OIS2N ((u16)0x0800) /* Output Idle state 2 (OC2N output) */
|
|
#define TIM_CR2_OIS3 ((u16)0x1000) /* Output Idle state 3 (OC3 output) */
|
|
#define TIM_CR2_OIS3N ((u16)0x2000) /* Output Idle state 3 (OC3N output) */
|
|
#define TIM_CR2_OIS4 ((u16)0x4000) /* Output Idle state 4 (OC4 output) */
|
|
|
|
|
|
/******************* Bit definition for TIM_SMCR register *******************/
|
|
#define TIM_SMCR_SMS ((u16)0x0007) /* SMS[2:0] bits (Slave mode selection) */
|
|
#define TIM_SMCR_SMS_0 ((u16)0x0001) /* Bit 0 */
|
|
#define TIM_SMCR_SMS_1 ((u16)0x0002) /* Bit 1 */
|
|
#define TIM_SMCR_SMS_2 ((u16)0x0004) /* Bit 2 */
|
|
|
|
#define TIM_SMCR_TS ((u16)0x0070) /* TS[2:0] bits (Trigger selection) */
|
|
#define TIM_SMCR_TS_0 ((u16)0x0010) /* Bit 0 */
|
|
#define TIM_SMCR_TS_1 ((u16)0x0020) /* Bit 1 */
|
|
#define TIM_SMCR_TS_2 ((u16)0x0040) /* Bit 2 */
|
|
|
|
#define TIM_SMCR_MSM ((u16)0x0080) /* Master/slave mode */
|
|
|
|
#define TIM_SMCR_ETF ((u16)0x0F00) /* ETF[3:0] bits (External trigger filter) */
|
|
#define TIM_SMCR_ETF_0 ((u16)0x0100) /* Bit 0 */
|
|
#define TIM_SMCR_ETF_1 ((u16)0x0200) /* Bit 1 */
|
|
#define TIM_SMCR_ETF_2 ((u16)0x0400) /* Bit 2 */
|
|
#define TIM_SMCR_ETF_3 ((u16)0x0800) /* Bit 3 */
|
|
|
|
#define TIM_SMCR_ETPS ((u16)0x3000) /* ETPS[1:0] bits (External trigger prescaler) */
|
|
#define TIM_SMCR_ETPS_0 ((u16)0x1000) /* Bit 0 */
|
|
#define TIM_SMCR_ETPS_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define TIM_SMCR_ECE ((u16)0x4000) /* External clock enable */
|
|
#define TIM_SMCR_ETP ((u16)0x8000) /* External trigger polarity */
|
|
|
|
|
|
/******************* Bit definition for TIM_DIER register *******************/
|
|
#define TIM_DIER_UIE ((u16)0x0001) /* Update interrupt enable */
|
|
#define TIM_DIER_CC1IE ((u16)0x0002) /* Capture/Compare 1 interrupt enable */
|
|
#define TIM_DIER_CC2IE ((u16)0x0004) /* Capture/Compare 2 interrupt enable */
|
|
#define TIM_DIER_CC3IE ((u16)0x0008) /* Capture/Compare 3 interrupt enable */
|
|
#define TIM_DIER_CC4IE ((u16)0x0010) /* Capture/Compare 4 interrupt enable */
|
|
#define TIM_DIER_COMIE ((u16)0x0020) /* COM interrupt enable */
|
|
#define TIM_DIER_TIE ((u16)0x0040) /* Trigger interrupt enable */
|
|
#define TIM_DIER_BIE ((u16)0x0080) /* Break interrupt enable */
|
|
#define TIM_DIER_UDE ((u16)0x0100) /* Update DMA request enable */
|
|
#define TIM_DIER_CC1DE ((u16)0x0200) /* Capture/Compare 1 DMA request enable */
|
|
#define TIM_DIER_CC2DE ((u16)0x0400) /* Capture/Compare 2 DMA request enable */
|
|
#define TIM_DIER_CC3DE ((u16)0x0800) /* Capture/Compare 3 DMA request enable */
|
|
#define TIM_DIER_CC4DE ((u16)0x1000) /* Capture/Compare 4 DMA request enable */
|
|
#define TIM_DIER_COMDE ((u16)0x2000) /* COM DMA request enable */
|
|
#define TIM_DIER_TDE ((u16)0x4000) /* Trigger DMA request enable */
|
|
|
|
|
|
/******************** Bit definition for TIM_SR register ********************/
|
|
#define TIM_SR_UIF ((u16)0x0001) /* Update interrupt Flag */
|
|
#define TIM_SR_CC1IF ((u16)0x0002) /* Capture/Compare 1 interrupt Flag */
|
|
#define TIM_SR_CC2IF ((u16)0x0004) /* Capture/Compare 2 interrupt Flag */
|
|
#define TIM_SR_CC3IF ((u16)0x0008) /* Capture/Compare 3 interrupt Flag */
|
|
#define TIM_SR_CC4IF ((u16)0x0010) /* Capture/Compare 4 interrupt Flag */
|
|
#define TIM_SR_COMIF ((u16)0x0020) /* COM interrupt Flag */
|
|
#define TIM_SR_TIF ((u16)0x0040) /* Trigger interrupt Flag */
|
|
#define TIM_SR_BIF ((u16)0x0080) /* Break interrupt Flag */
|
|
#define TIM_SR_CC1OF ((u16)0x0200) /* Capture/Compare 1 Overcapture Flag */
|
|
#define TIM_SR_CC2OF ((u16)0x0400) /* Capture/Compare 2 Overcapture Flag */
|
|
#define TIM_SR_CC3OF ((u16)0x0800) /* Capture/Compare 3 Overcapture Flag */
|
|
#define TIM_SR_CC4OF ((u16)0x1000) /* Capture/Compare 4 Overcapture Flag */
|
|
|
|
|
|
/******************* Bit definition for TIM_EGR register ********************/
|
|
#define TIM_EGR_UG ((u8)0x01) /* Update Generation */
|
|
#define TIM_EGR_CC1G ((u8)0x02) /* Capture/Compare 1 Generation */
|
|
#define TIM_EGR_CC2G ((u8)0x04) /* Capture/Compare 2 Generation */
|
|
#define TIM_EGR_CC3G ((u8)0x08) /* Capture/Compare 3 Generation */
|
|
#define TIM_EGR_CC4G ((u8)0x10) /* Capture/Compare 4 Generation */
|
|
#define TIM_EGR_COMG ((u8)0x20) /* Capture/Compare Control Update Generation */
|
|
#define TIM_EGR_TG ((u8)0x40) /* Trigger Generation */
|
|
#define TIM_EGR_BG ((u8)0x80) /* Break Generation */
|
|
|
|
|
|
/****************** Bit definition for TIM_CCMR1 register *******************/
|
|
#define TIM_CCMR1_CC1S ((u16)0x0003) /* CC1S[1:0] bits (Capture/Compare 1 Selection) */
|
|
#define TIM_CCMR1_CC1S_0 ((u16)0x0001) /* Bit 0 */
|
|
#define TIM_CCMR1_CC1S_1 ((u16)0x0002) /* Bit 1 */
|
|
|
|
#define TIM_CCMR1_OC1FE ((u16)0x0004) /* Output Compare 1 Fast enable */
|
|
#define TIM_CCMR1_OC1PE ((u16)0x0008) /* Output Compare 1 Preload enable */
|
|
|
|
#define TIM_CCMR1_OC1M ((u16)0x0070) /* OC1M[2:0] bits (Output Compare 1 Mode) */
|
|
#define TIM_CCMR1_OC1M_0 ((u16)0x0010) /* Bit 0 */
|
|
#define TIM_CCMR1_OC1M_1 ((u16)0x0020) /* Bit 1 */
|
|
#define TIM_CCMR1_OC1M_2 ((u16)0x0040) /* Bit 2 */
|
|
|
|
#define TIM_CCMR1_OC1CE ((u16)0x0080) /* Output Compare 1Clear Enable */
|
|
|
|
#define TIM_CCMR1_CC2S ((u16)0x0300) /* CC2S[1:0] bits (Capture/Compare 2 Selection) */
|
|
#define TIM_CCMR1_CC2S_0 ((u16)0x0100) /* Bit 0 */
|
|
#define TIM_CCMR1_CC2S_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
#define TIM_CCMR1_OC2FE ((u16)0x0400) /* Output Compare 2 Fast enable */
|
|
#define TIM_CCMR1_OC2PE ((u16)0x0800) /* Output Compare 2 Preload enable */
|
|
|
|
#define TIM_CCMR1_OC2M ((u16)0x7000) /* OC2M[2:0] bits (Output Compare 2 Mode) */
|
|
#define TIM_CCMR1_OC2M_0 ((u16)0x1000) /* Bit 0 */
|
|
#define TIM_CCMR1_OC2M_1 ((u16)0x2000) /* Bit 1 */
|
|
#define TIM_CCMR1_OC2M_2 ((u16)0x4000) /* Bit 2 */
|
|
|
|
#define TIM_CCMR1_OC2CE ((u16)0x8000) /* Output Compare 2 Clear Enable */
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
#define TIM_CCMR1_IC1PSC ((u16)0x000C) /* IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
|
|
#define TIM_CCMR1_IC1PSC_0 ((u16)0x0004) /* Bit 0 */
|
|
#define TIM_CCMR1_IC1PSC_1 ((u16)0x0008) /* Bit 1 */
|
|
|
|
#define TIM_CCMR1_IC1F ((u16)0x00F0) /* IC1F[3:0] bits (Input Capture 1 Filter) */
|
|
#define TIM_CCMR1_IC1F_0 ((u16)0x0010) /* Bit 0 */
|
|
#define TIM_CCMR1_IC1F_1 ((u16)0x0020) /* Bit 1 */
|
|
#define TIM_CCMR1_IC1F_2 ((u16)0x0040) /* Bit 2 */
|
|
#define TIM_CCMR1_IC1F_3 ((u16)0x0080) /* Bit 3 */
|
|
|
|
#define TIM_CCMR1_IC2PSC ((u16)0x0C00) /* IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
|
|
#define TIM_CCMR1_IC2PSC_0 ((u16)0x0400) /* Bit 0 */
|
|
#define TIM_CCMR1_IC2PSC_1 ((u16)0x0800) /* Bit 1 */
|
|
|
|
#define TIM_CCMR1_IC2F ((u16)0xF000) /* IC2F[3:0] bits (Input Capture 2 Filter) */
|
|
#define TIM_CCMR1_IC2F_0 ((u16)0x1000) /* Bit 0 */
|
|
#define TIM_CCMR1_IC2F_1 ((u16)0x2000) /* Bit 1 */
|
|
#define TIM_CCMR1_IC2F_2 ((u16)0x4000) /* Bit 2 */
|
|
#define TIM_CCMR1_IC2F_3 ((u16)0x8000) /* Bit 3 */
|
|
|
|
|
|
/****************** Bit definition for TIM_CCMR2 register *******************/
|
|
#define TIM_CCMR2_CC3S ((u16)0x0003) /* CC3S[1:0] bits (Capture/Compare 3 Selection) */
|
|
#define TIM_CCMR2_CC3S_0 ((u16)0x0001) /* Bit 0 */
|
|
#define TIM_CCMR2_CC3S_1 ((u16)0x0002) /* Bit 1 */
|
|
|
|
#define TIM_CCMR2_OC3FE ((u16)0x0004) /* Output Compare 3 Fast enable */
|
|
#define TIM_CCMR2_OC3PE ((u16)0x0008) /* Output Compare 3 Preload enable */
|
|
|
|
#define TIM_CCMR2_OC3M ((u16)0x0070) /* OC3M[2:0] bits (Output Compare 3 Mode) */
|
|
#define TIM_CCMR2_OC3M_0 ((u16)0x0010) /* Bit 0 */
|
|
#define TIM_CCMR2_OC3M_1 ((u16)0x0020) /* Bit 1 */
|
|
#define TIM_CCMR2_OC3M_2 ((u16)0x0040) /* Bit 2 */
|
|
|
|
#define TIM_CCMR2_OC3CE ((u16)0x0080) /* Output Compare 3 Clear Enable */
|
|
|
|
#define TIM_CCMR2_CC4S ((u16)0x0300) /* CC4S[1:0] bits (Capture/Compare 4 Selection) */
|
|
#define TIM_CCMR2_CC4S_0 ((u16)0x0100) /* Bit 0 */
|
|
#define TIM_CCMR2_CC4S_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
#define TIM_CCMR2_OC4FE ((u16)0x0400) /* Output Compare 4 Fast enable */
|
|
#define TIM_CCMR2_OC4PE ((u16)0x0800) /* Output Compare 4 Preload enable */
|
|
|
|
#define TIM_CCMR2_OC4M ((u16)0x7000) /* OC4M[2:0] bits (Output Compare 4 Mode) */
|
|
#define TIM_CCMR2_OC4M_0 ((u16)0x1000) /* Bit 0 */
|
|
#define TIM_CCMR2_OC4M_1 ((u16)0x2000) /* Bit 1 */
|
|
#define TIM_CCMR2_OC4M_2 ((u16)0x4000) /* Bit 2 */
|
|
|
|
#define TIM_CCMR2_OC4CE ((u16)0x8000) /* Output Compare 4 Clear Enable */
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
#define TIM_CCMR2_IC3PSC ((u16)0x000C) /* IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
|
|
#define TIM_CCMR2_IC3PSC_0 ((u16)0x0004) /* Bit 0 */
|
|
#define TIM_CCMR2_IC3PSC_1 ((u16)0x0008) /* Bit 1 */
|
|
|
|
#define TIM_CCMR2_IC3F ((u16)0x00F0) /* IC3F[3:0] bits (Input Capture 3 Filter) */
|
|
#define TIM_CCMR2_IC3F_0 ((u16)0x0010) /* Bit 0 */
|
|
#define TIM_CCMR2_IC3F_1 ((u16)0x0020) /* Bit 1 */
|
|
#define TIM_CCMR2_IC3F_2 ((u16)0x0040) /* Bit 2 */
|
|
#define TIM_CCMR2_IC3F_3 ((u16)0x0080) /* Bit 3 */
|
|
|
|
#define TIM_CCMR2_IC4PSC ((u16)0x0C00) /* IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
|
|
#define TIM_CCMR2_IC4PSC_0 ((u16)0x0400) /* Bit 0 */
|
|
#define TIM_CCMR2_IC4PSC_1 ((u16)0x0800) /* Bit 1 */
|
|
|
|
#define TIM_CCMR2_IC4F ((u16)0xF000) /* IC4F[3:0] bits (Input Capture 4 Filter) */
|
|
#define TIM_CCMR2_IC4F_0 ((u16)0x1000) /* Bit 0 */
|
|
#define TIM_CCMR2_IC4F_1 ((u16)0x2000) /* Bit 1 */
|
|
#define TIM_CCMR2_IC4F_2 ((u16)0x4000) /* Bit 2 */
|
|
#define TIM_CCMR2_IC4F_3 ((u16)0x8000) /* Bit 3 */
|
|
|
|
|
|
/******************* Bit definition for TIM_CCER register *******************/
|
|
#define TIM_CCER_CC1E ((u16)0x0001) /* Capture/Compare 1 output enable */
|
|
#define TIM_CCER_CC1P ((u16)0x0002) /* Capture/Compare 1 output Polarity */
|
|
#define TIM_CCER_CC1NE ((u16)0x0004) /* Capture/Compare 1 Complementary output enable */
|
|
#define TIM_CCER_CC1NP ((u16)0x0008) /* Capture/Compare 1 Complementary output Polarity */
|
|
#define TIM_CCER_CC2E ((u16)0x0010) /* Capture/Compare 2 output enable */
|
|
#define TIM_CCER_CC2P ((u16)0x0020) /* Capture/Compare 2 output Polarity */
|
|
#define TIM_CCER_CC2NE ((u16)0x0040) /* Capture/Compare 2 Complementary output enable */
|
|
#define TIM_CCER_CC2NP ((u16)0x0080) /* Capture/Compare 2 Complementary output Polarity */
|
|
#define TIM_CCER_CC3E ((u16)0x0100) /* Capture/Compare 3 output enable */
|
|
#define TIM_CCER_CC3P ((u16)0x0200) /* Capture/Compare 3 output Polarity */
|
|
#define TIM_CCER_CC3NE ((u16)0x0400) /* Capture/Compare 3 Complementary output enable */
|
|
#define TIM_CCER_CC3NP ((u16)0x0800) /* Capture/Compare 3 Complementary output Polarity */
|
|
#define TIM_CCER_CC4E ((u16)0x1000) /* Capture/Compare 4 output enable */
|
|
#define TIM_CCER_CC4P ((u16)0x2000) /* Capture/Compare 4 output Polarity */
|
|
|
|
|
|
/******************* Bit definition for TIM_CNT register ********************/
|
|
#define TIM_CNT_CNT ((u16)0xFFFF) /* Counter Value */
|
|
|
|
|
|
/******************* Bit definition for TIM_PSC register ********************/
|
|
#define TIM_PSC_PSC ((u16)0xFFFF) /* Prescaler Value */
|
|
|
|
|
|
/******************* Bit definition for TIM_ARR register ********************/
|
|
#define TIM_ARR_ARR ((u16)0xFFFF) /* actual auto-reload Value */
|
|
|
|
|
|
/******************* Bit definition for TIM_RCR register ********************/
|
|
#define TIM_RCR_REP ((u8)0xFF) /* Repetition Counter Value */
|
|
|
|
|
|
/******************* Bit definition for TIM_CCR1 register *******************/
|
|
#define TIM_CCR1_CCR1 ((u16)0xFFFF) /* Capture/Compare 1 Value */
|
|
|
|
|
|
/******************* Bit definition for TIM_CCR2 register *******************/
|
|
#define TIM_CCR2_CCR2 ((u16)0xFFFF) /* Capture/Compare 2 Value */
|
|
|
|
|
|
/******************* Bit definition for TIM_CCR3 register *******************/
|
|
#define TIM_CCR3_CCR3 ((u16)0xFFFF) /* Capture/Compare 3 Value */
|
|
|
|
|
|
/******************* Bit definition for TIM_CCR4 register *******************/
|
|
#define TIM_CCR4_CCR4 ((u16)0xFFFF) /* Capture/Compare 4 Value */
|
|
|
|
|
|
/******************* Bit definition for TIM_BDTR register *******************/
|
|
#define TIM_BDTR_DTG ((u16)0x00FF) /* DTG[0:7] bits (Dead-Time Generator set-up) */
|
|
#define TIM_BDTR_DTG_0 ((u16)0x0001) /* Bit 0 */
|
|
#define TIM_BDTR_DTG_1 ((u16)0x0002) /* Bit 1 */
|
|
#define TIM_BDTR_DTG_2 ((u16)0x0004) /* Bit 2 */
|
|
#define TIM_BDTR_DTG_3 ((u16)0x0008) /* Bit 3 */
|
|
#define TIM_BDTR_DTG_4 ((u16)0x0010) /* Bit 4 */
|
|
#define TIM_BDTR_DTG_5 ((u16)0x0020) /* Bit 5 */
|
|
#define TIM_BDTR_DTG_6 ((u16)0x0040) /* Bit 6 */
|
|
#define TIM_BDTR_DTG_7 ((u16)0x0080) /* Bit 7 */
|
|
|
|
#define TIM_BDTR_LOCK ((u16)0x0300) /* LOCK[1:0] bits (Lock Configuration) */
|
|
#define TIM_BDTR_LOCK_0 ((u16)0x0100) /* Bit 0 */
|
|
#define TIM_BDTR_LOCK_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
#define TIM_BDTR_OSSI ((u16)0x0400) /* Off-State Selection for Idle mode */
|
|
#define TIM_BDTR_OSSR ((u16)0x0800) /* Off-State Selection for Run mode */
|
|
#define TIM_BDTR_BKE ((u16)0x1000) /* Break enable */
|
|
#define TIM_BDTR_BKP ((u16)0x2000) /* Break Polarity */
|
|
#define TIM_BDTR_AOE ((u16)0x4000) /* Automatic Output enable */
|
|
#define TIM_BDTR_MOE ((u16)0x8000) /* Main Output enable */
|
|
|
|
|
|
/******************* Bit definition for TIM_DCR register ********************/
|
|
#define TIM_DCR_DBA ((u16)0x001F) /* DBA[4:0] bits (DMA Base Address) */
|
|
#define TIM_DCR_DBA_0 ((u16)0x0001) /* Bit 0 */
|
|
#define TIM_DCR_DBA_1 ((u16)0x0002) /* Bit 1 */
|
|
#define TIM_DCR_DBA_2 ((u16)0x0004) /* Bit 2 */
|
|
#define TIM_DCR_DBA_3 ((u16)0x0008) /* Bit 3 */
|
|
#define TIM_DCR_DBA_4 ((u16)0x0010) /* Bit 4 */
|
|
|
|
#define TIM_DCR_DBL ((u16)0x1F00) /* DBL[4:0] bits (DMA Burst Length) */
|
|
#define TIM_DCR_DBL_0 ((u16)0x0100) /* Bit 0 */
|
|
#define TIM_DCR_DBL_1 ((u16)0x0200) /* Bit 1 */
|
|
#define TIM_DCR_DBL_2 ((u16)0x0400) /* Bit 2 */
|
|
#define TIM_DCR_DBL_3 ((u16)0x0800) /* Bit 3 */
|
|
#define TIM_DCR_DBL_4 ((u16)0x1000) /* Bit 4 */
|
|
|
|
|
|
/******************* Bit definition for TIM_DMAR register *******************/
|
|
#define TIM_DMAR_DMAB ((u16)0xFFFF) /* DMA register for burst accesses */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Real-Time Clock */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for RTC_CRH register ********************/
|
|
#define RTC_CRH_SECIE ((u8)0x01) /* Second Interrupt Enable */
|
|
#define RTC_CRH_ALRIE ((u8)0x02) /* Alarm Interrupt Enable */
|
|
#define RTC_CRH_OWIE ((u8)0x04) /* OverfloW Interrupt Enable */
|
|
|
|
|
|
/******************* Bit definition for RTC_CRL register ********************/
|
|
#define RTC_CRL_SECF ((u8)0x01) /* Second Flag */
|
|
#define RTC_CRL_ALRF ((u8)0x02) /* Alarm Flag */
|
|
#define RTC_CRL_OWF ((u8)0x04) /* OverfloW Flag */
|
|
#define RTC_CRL_RSF ((u8)0x08) /* Registers Synchronized Flag */
|
|
#define RTC_CRL_CNF ((u8)0x10) /* Configuration Flag */
|
|
#define RTC_CRL_RTOFF ((u8)0x20) /* RTC operation OFF */
|
|
|
|
|
|
/******************* Bit definition for RTC_PRLH register *******************/
|
|
#define RTC_PRLH_PRL ((u16)0x000F) /* RTC Prescaler Reload Value High */
|
|
|
|
|
|
/******************* Bit definition for RTC_PRLL register *******************/
|
|
#define RTC_PRLL_PRL ((u16)0xFFFF) /* RTC Prescaler Reload Value Low */
|
|
|
|
|
|
/******************* Bit definition for RTC_DIVH register *******************/
|
|
#define RTC_DIVH_RTC_DIV ((u16)0x000F) /* RTC Clock Divider High */
|
|
|
|
|
|
/******************* Bit definition for RTC_DIVL register *******************/
|
|
#define RTC_DIVL_RTC_DIV ((u16)0xFFFF) /* RTC Clock Divider Low */
|
|
|
|
|
|
/******************* Bit definition for RTC_CNTH register *******************/
|
|
#define RTC_CNTH_RTC_CNT ((u16)0xFFFF) /* RTC Counter High */
|
|
|
|
|
|
/******************* Bit definition for RTC_CNTL register *******************/
|
|
#define RTC_CNTL_RTC_CNT ((u16)0xFFFF) /* RTC Counter Low */
|
|
|
|
|
|
/******************* Bit definition for RTC_ALRH register *******************/
|
|
#define RTC_ALRH_RTC_ALR ((u16)0xFFFF) /* RTC Alarm High */
|
|
|
|
|
|
/******************* Bit definition for RTC_ALRL register *******************/
|
|
#define RTC_ALRL_RTC_ALR ((u16)0xFFFF) /* RTC Alarm Low */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Independent WATCHDOG */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for IWDG_KR register ********************/
|
|
#define IWDG_KR_KEY ((u16)0xFFFF) /* Key value (write only, read 0000h) */
|
|
|
|
|
|
/******************* Bit definition for IWDG_PR register ********************/
|
|
#define IWDG_PR_PR ((u8)0x07) /* PR[2:0] (Prescaler divider) */
|
|
#define IWDG_PR_PR_0 ((u8)0x01) /* Bit 0 */
|
|
#define IWDG_PR_PR_1 ((u8)0x02) /* Bit 1 */
|
|
#define IWDG_PR_PR_2 ((u8)0x04) /* Bit 2 */
|
|
|
|
|
|
/******************* Bit definition for IWDG_RLR register *******************/
|
|
#define IWDG_RLR_RL ((u16)0x0FFF) /* Watchdog counter reload value */
|
|
|
|
|
|
/******************* Bit definition for IWDG_SR register ********************/
|
|
#define IWDG_SR_PVU ((u8)0x01) /* Watchdog prescaler value update */
|
|
#define IWDG_SR_RVU ((u8)0x02) /* Watchdog counter reload value update */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Window WATCHDOG */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for WWDG_CR register ********************/
|
|
#define WWDG_CR_T ((u8)0x7F) /* T[6:0] bits (7-Bit counter (MSB to LSB)) */
|
|
#define WWDG_CR_T0 ((u8)0x01) /* Bit 0 */
|
|
#define WWDG_CR_T1 ((u8)0x02) /* Bit 1 */
|
|
#define WWDG_CR_T2 ((u8)0x04) /* Bit 2 */
|
|
#define WWDG_CR_T3 ((u8)0x08) /* Bit 3 */
|
|
#define WWDG_CR_T4 ((u8)0x10) /* Bit 4 */
|
|
#define WWDG_CR_T5 ((u8)0x20) /* Bit 5 */
|
|
#define WWDG_CR_T6 ((u8)0x40) /* Bit 6 */
|
|
|
|
#define WWDG_CR_WDGA ((u8)0x80) /* Activation bit */
|
|
|
|
|
|
/******************* Bit definition for WWDG_CFR register *******************/
|
|
#define WWDG_CFR_W ((u16)0x007F) /* W[6:0] bits (7-bit window value) */
|
|
#define WWDG_CFR_W0 ((u16)0x0001) /* Bit 0 */
|
|
#define WWDG_CFR_W1 ((u16)0x0002) /* Bit 1 */
|
|
#define WWDG_CFR_W2 ((u16)0x0004) /* Bit 2 */
|
|
#define WWDG_CFR_W3 ((u16)0x0008) /* Bit 3 */
|
|
#define WWDG_CFR_W4 ((u16)0x0010) /* Bit 4 */
|
|
#define WWDG_CFR_W5 ((u16)0x0020) /* Bit 5 */
|
|
#define WWDG_CFR_W6 ((u16)0x0040) /* Bit 6 */
|
|
|
|
#define WWDG_CFR_WDGTB ((u16)0x0180) /* WDGTB[1:0] bits (Timer Base) */
|
|
#define WWDG_CFR_WDGTB0 ((u16)0x0080) /* Bit 0 */
|
|
#define WWDG_CFR_WDGTB1 ((u16)0x0100) /* Bit 1 */
|
|
|
|
#define WWDG_CFR_EWI ((u16)0x0200) /* Early Wakeup Interrupt */
|
|
|
|
|
|
/******************* Bit definition for WWDG_SR register ********************/
|
|
#define WWDG_SR_EWIF ((u8)0x01) /* Early Wakeup Interrupt Flag */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Flexible Static Memory Controller */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/****************** Bit definition for FSMC_BCR1 register *******************/
|
|
#define FSMC_BCR1_MBKEN ((u32)0x00000001) /* Memory bank enable bit */
|
|
#define FSMC_BCR1_MUXEN ((u32)0x00000002) /* Address/data multiplexing enable bit */
|
|
|
|
#define FSMC_BCR1_MTYP ((u32)0x0000000C) /* MTYP[1:0] bits (Memory type) */
|
|
#define FSMC_BCR1_MTYP_0 ((u32)0x00000004) /* Bit 0 */
|
|
#define FSMC_BCR1_MTYP_1 ((u32)0x00000008) /* Bit 1 */
|
|
|
|
#define FSMC_BCR1_MWID ((u32)0x00000030) /* MWID[1:0] bits (Memory data bus width) */
|
|
#define FSMC_BCR1_MWID_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BCR1_MWID_1 ((u32)0x00000020) /* Bit 1 */
|
|
|
|
#define FSMC_BCR1_FACCEN ((u32)0x00000040) /* Flash access enable */
|
|
#define FSMC_BCR1_BURSTEN ((u32)0x00000100) /* Burst enable bit */
|
|
#define FSMC_BCR1_WAITPOL ((u32)0x00000200) /* Wait signal polarity bit */
|
|
#define FSMC_BCR1_WRAPMOD ((u32)0x00000400) /* Wrapped burst mode support */
|
|
#define FSMC_BCR1_WAITCFG ((u32)0x00000800) /* Wait timing configuration */
|
|
#define FSMC_BCR1_WREN ((u32)0x00001000) /* Write enable bit */
|
|
#define FSMC_BCR1_WAITEN ((u32)0x00002000) /* Wait enable bit */
|
|
#define FSMC_BCR1_EXTMOD ((u32)0x00004000) /* Extended mode enable */
|
|
#define FSMC_BCR1_CBURSTRW ((u32)0x00080000) /* Write burst enable */
|
|
|
|
|
|
/****************** Bit definition for FSMC_BCR2 register *******************/
|
|
#define FSMC_BCR2_MBKEN ((u32)0x00000001) /* Memory bank enable bit */
|
|
#define FSMC_BCR2_MUXEN ((u32)0x00000002) /* Address/data multiplexing enable bit */
|
|
|
|
#define FSMC_BCR2_MTYP ((u32)0x0000000C) /* MTYP[1:0] bits (Memory type) */
|
|
#define FSMC_BCR2_MTYP_0 ((u32)0x00000004) /* Bit 0 */
|
|
#define FSMC_BCR2_MTYP_1 ((u32)0x00000008) /* Bit 1 */
|
|
|
|
#define FSMC_BCR2_MWID ((u32)0x00000030) /* MWID[1:0] bits (Memory data bus width) */
|
|
#define FSMC_BCR2_MWID_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BCR2_MWID_1 ((u32)0x00000020) /* Bit 1 */
|
|
|
|
#define FSMC_BCR2_FACCEN ((u32)0x00000040) /* Flash access enable */
|
|
#define FSMC_BCR2_BURSTEN ((u32)0x00000100) /* Burst enable bit */
|
|
#define FSMC_BCR2_WAITPOL ((u32)0x00000200) /* Wait signal polarity bit */
|
|
#define FSMC_BCR2_WRAPMOD ((u32)0x00000400) /* Wrapped burst mode support */
|
|
#define FSMC_BCR2_WAITCFG ((u32)0x00000800) /* Wait timing configuration */
|
|
#define FSMC_BCR2_WREN ((u32)0x00001000) /* Write enable bit */
|
|
#define FSMC_BCR2_WAITEN ((u32)0x00002000) /* Wait enable bit */
|
|
#define FSMC_BCR2_EXTMOD ((u32)0x00004000) /* Extended mode enable */
|
|
#define FSMC_BCR2_CBURSTRW ((u32)0x00080000) /* Write burst enable */
|
|
|
|
|
|
/****************** Bit definition for FSMC_BCR3 register *******************/
|
|
#define FSMC_BCR3_MBKEN ((u32)0x00000001) /* Memory bank enable bit */
|
|
#define FSMC_BCR3_MUXEN ((u32)0x00000002) /* Address/data multiplexing enable bit */
|
|
|
|
#define FSMC_BCR3_MTYP ((u32)0x0000000C) /* MTYP[1:0] bits (Memory type) */
|
|
#define FSMC_BCR3_MTYP_0 ((u32)0x00000004) /* Bit 0 */
|
|
#define FSMC_BCR3_MTYP_1 ((u32)0x00000008) /* Bit 1 */
|
|
|
|
#define FSMC_BCR3_MWID ((u32)0x00000030) /* MWID[1:0] bits (Memory data bus width) */
|
|
#define FSMC_BCR3_MWID_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BCR3_MWID_1 ((u32)0x00000020) /* Bit 1 */
|
|
|
|
#define FSMC_BCR3_FACCEN ((u32)0x00000040) /* Flash access enable */
|
|
#define FSMC_BCR3_BURSTEN ((u32)0x00000100) /* Burst enable bit */
|
|
#define FSMC_BCR3_WAITPOL ((u32)0x00000200) /* Wait signal polarity bit. */
|
|
#define FSMC_BCR3_WRAPMOD ((u32)0x00000400) /* Wrapped burst mode support */
|
|
#define FSMC_BCR3_WAITCFG ((u32)0x00000800) /* Wait timing configuration */
|
|
#define FSMC_BCR3_WREN ((u32)0x00001000) /* Write enable bit */
|
|
#define FSMC_BCR3_WAITEN ((u32)0x00002000) /* Wait enable bit */
|
|
#define FSMC_BCR3_EXTMOD ((u32)0x00004000) /* Extended mode enable */
|
|
#define FSMC_BCR3_CBURSTRW ((u32)0x00080000) /* Write burst enable */
|
|
|
|
|
|
/****************** Bit definition for FSMC_BCR4 register *******************/
|
|
#define FSMC_BCR4_MBKEN ((u32)0x00000001) /* Memory bank enable bit */
|
|
#define FSMC_BCR4_MUXEN ((u32)0x00000002) /* Address/data multiplexing enable bit */
|
|
|
|
#define FSMC_BCR4_MTYP ((u32)0x0000000C) /* MTYP[1:0] bits (Memory type) */
|
|
#define FSMC_BCR4_MTYP_0 ((u32)0x00000004) /* Bit 0 */
|
|
#define FSMC_BCR4_MTYP_1 ((u32)0x00000008) /* Bit 1 */
|
|
|
|
#define FSMC_BCR4_MWID ((u32)0x00000030) /* MWID[1:0] bits (Memory data bus width) */
|
|
#define FSMC_BCR4_MWID_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BCR4_MWID_1 ((u32)0x00000020) /* Bit 1 */
|
|
|
|
#define FSMC_BCR4_FACCEN ((u32)0x00000040) /* Flash access enable */
|
|
#define FSMC_BCR4_BURSTEN ((u32)0x00000100) /* Burst enable bit */
|
|
#define FSMC_BCR4_WAITPOL ((u32)0x00000200) /* Wait signal polarity bit */
|
|
#define FSMC_BCR4_WRAPMOD ((u32)0x00000400) /* Wrapped burst mode support */
|
|
#define FSMC_BCR4_WAITCFG ((u32)0x00000800) /* Wait timing configuration */
|
|
#define FSMC_BCR4_WREN ((u32)0x00001000) /* Write enable bit */
|
|
#define FSMC_BCR4_WAITEN ((u32)0x00002000) /* Wait enable bit */
|
|
#define FSMC_BCR4_EXTMOD ((u32)0x00004000) /* Extended mode enable */
|
|
#define FSMC_BCR4_CBURSTRW ((u32)0x00080000) /* Write burst enable */
|
|
|
|
|
|
/****************** Bit definition for FSMC_BTR1 register ******************/
|
|
#define FSMC_BTR1_ADDSET ((u32)0x0000000F) /* ADDSET[3:0] bits (Address setup phase duration) */
|
|
#define FSMC_BTR1_ADDSET_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_BTR1_ADDSET_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_BTR1_ADDSET_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_BTR1_ADDSET_3 ((u32)0x00000008) /* Bit 3 */
|
|
|
|
#define FSMC_BTR1_ADDHLD ((u32)0x000000F0) /* ADDHLD[3:0] bits (Address-hold phase duration) */
|
|
#define FSMC_BTR1_ADDHLD_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BTR1_ADDHLD_1 ((u32)0x00000020) /* Bit 1 */
|
|
#define FSMC_BTR1_ADDHLD_2 ((u32)0x00000040) /* Bit 2 */
|
|
#define FSMC_BTR1_ADDHLD_3 ((u32)0x00000080) /* Bit 3 */
|
|
|
|
#define FSMC_BTR1_DATAST ((u32)0x0000FF00) /* DATAST [3:0] bits (Data-phase duration) */
|
|
#define FSMC_BTR1_DATAST_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_BTR1_DATAST_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_BTR1_DATAST_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_BTR1_DATAST_3 ((u32)0x00000800) /* Bit 3 */
|
|
|
|
#define FSMC_BTR1_BUSTURN ((u32)0x000F0000) /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
|
|
#define FSMC_BTR1_BUSTURN_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_BTR1_BUSTURN_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_BTR1_BUSTURN_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_BTR1_BUSTURN_3 ((u32)0x00080000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR1_CLKDIV ((u32)0x00F00000) /* CLKDIV[3:0] bits (Clock divide ratio) */
|
|
#define FSMC_BTR1_CLKDIV_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define FSMC_BTR1_CLKDIV_1 ((u32)0x00200000) /* Bit 1 */
|
|
#define FSMC_BTR1_CLKDIV_2 ((u32)0x00400000) /* Bit 2 */
|
|
#define FSMC_BTR1_CLKDIV_3 ((u32)0x00800000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR1_DATLAT ((u32)0x0F000000) /* DATLA[3:0] bits (Data latency) */
|
|
#define FSMC_BTR1_DATLAT_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_BTR1_DATLAT_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_BTR1_DATLAT_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_BTR1_DATLAT_3 ((u32)0x08000000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR1_ACCMOD ((u32)0x30000000) /* ACCMOD[1:0] bits (Access mode) */
|
|
#define FSMC_BTR1_ACCMOD_0 ((u32)0x10000000) /* Bit 0 */
|
|
#define FSMC_BTR1_ACCMOD_1 ((u32)0x20000000) /* Bit 1 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_BTR2 register *******************/
|
|
#define FSMC_BTR2_ADDSET ((u32)0x0000000F) /* ADDSET[3:0] bits (Address setup phase duration) */
|
|
#define FSMC_BTR2_ADDSET_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_BTR2_ADDSET_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_BTR2_ADDSET_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_BTR2_ADDSET_3 ((u32)0x00000008) /* Bit 3 */
|
|
|
|
#define FSMC_BTR2_ADDHLD ((u32)0x000000F0) /* ADDHLD[3:0] bits (Address-hold phase duration) */
|
|
#define FSMC_BTR2_ADDHLD_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BTR2_ADDHLD_1 ((u32)0x00000020) /* Bit 1 */
|
|
#define FSMC_BTR2_ADDHLD_2 ((u32)0x00000040) /* Bit 2 */
|
|
#define FSMC_BTR2_ADDHLD_3 ((u32)0x00000080) /* Bit 3 */
|
|
|
|
#define FSMC_BTR2_DATAST ((u32)0x0000FF00) /* DATAST [3:0] bits (Data-phase duration) */
|
|
#define FSMC_BTR2_DATAST_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_BTR2_DATAST_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_BTR2_DATAST_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_BTR2_DATAST_3 ((u32)0x00000800) /* Bit 3 */
|
|
|
|
#define FSMC_BTR2_BUSTURN ((u32)0x000F0000) /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
|
|
#define FSMC_BTR2_BUSTURN_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_BTR2_BUSTURN_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_BTR2_BUSTURN_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_BTR2_BUSTURN_3 ((u32)0x00080000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR2_CLKDIV ((u32)0x00F00000) /* CLKDIV[3:0] bits (Clock divide ratio) */
|
|
#define FSMC_BTR2_CLKDIV_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define FSMC_BTR2_CLKDIV_1 ((u32)0x00200000) /* Bit 1 */
|
|
#define FSMC_BTR2_CLKDIV_2 ((u32)0x00400000) /* Bit 2 */
|
|
#define FSMC_BTR2_CLKDIV_3 ((u32)0x00800000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR2_DATLAT ((u32)0x0F000000) /* DATLA[3:0] bits (Data latency) */
|
|
#define FSMC_BTR2_DATLAT_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_BTR2_DATLAT_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_BTR2_DATLAT_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_BTR2_DATLAT_3 ((u32)0x08000000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR2_ACCMOD ((u32)0x30000000) /* ACCMOD[1:0] bits (Access mode) */
|
|
#define FSMC_BTR2_ACCMOD_0 ((u32)0x10000000) /* Bit 0 */
|
|
#define FSMC_BTR2_ACCMOD_1 ((u32)0x20000000) /* Bit 1 */
|
|
|
|
|
|
/******************* Bit definition for FSMC_BTR3 register *******************/
|
|
#define FSMC_BTR3_ADDSET ((u32)0x0000000F) /* ADDSET[3:0] bits (Address setup phase duration) */
|
|
#define FSMC_BTR3_ADDSET_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_BTR3_ADDSET_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_BTR3_ADDSET_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_BTR3_ADDSET_3 ((u32)0x00000008) /* Bit 3 */
|
|
|
|
#define FSMC_BTR3_ADDHLD ((u32)0x000000F0) /* ADDHLD[3:0] bits (Address-hold phase duration) */
|
|
#define FSMC_BTR3_ADDHLD_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BTR3_ADDHLD_1 ((u32)0x00000020) /* Bit 1 */
|
|
#define FSMC_BTR3_ADDHLD_2 ((u32)0x00000040) /* Bit 2 */
|
|
#define FSMC_BTR3_ADDHLD_3 ((u32)0x00000080) /* Bit 3 */
|
|
|
|
#define FSMC_BTR3_DATAST ((u32)0x0000FF00) /* DATAST [3:0] bits (Data-phase duration) */
|
|
#define FSMC_BTR3_DATAST_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_BTR3_DATAST_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_BTR3_DATAST_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_BTR3_DATAST_3 ((u32)0x00000800) /* Bit 3 */
|
|
|
|
#define FSMC_BTR3_BUSTURN ((u32)0x000F0000) /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
|
|
#define FSMC_BTR3_BUSTURN_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_BTR3_BUSTURN_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_BTR3_BUSTURN_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_BTR3_BUSTURN_3 ((u32)0x00080000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR3_CLKDIV ((u32)0x00F00000) /* CLKDIV[3:0] bits (Clock divide ratio) */
|
|
#define FSMC_BTR3_CLKDIV_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define FSMC_BTR3_CLKDIV_1 ((u32)0x00200000) /* Bit 1 */
|
|
#define FSMC_BTR3_CLKDIV_2 ((u32)0x00400000) /* Bit 2 */
|
|
#define FSMC_BTR3_CLKDIV_3 ((u32)0x00800000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR3_DATLAT ((u32)0x0F000000) /* DATLA[3:0] bits (Data latency) */
|
|
#define FSMC_BTR3_DATLAT_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_BTR3_DATLAT_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_BTR3_DATLAT_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_BTR3_DATLAT_3 ((u32)0x08000000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR3_ACCMOD ((u32)0x30000000) /* ACCMOD[1:0] bits (Access mode) */
|
|
#define FSMC_BTR3_ACCMOD_0 ((u32)0x10000000) /* Bit 0 */
|
|
#define FSMC_BTR3_ACCMOD_1 ((u32)0x20000000) /* Bit 1 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_BTR4 register *******************/
|
|
#define FSMC_BTR4_ADDSET ((u32)0x0000000F) /* ADDSET[3:0] bits (Address setup phase duration) */
|
|
#define FSMC_BTR4_ADDSET_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_BTR4_ADDSET_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_BTR4_ADDSET_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_BTR4_ADDSET_3 ((u32)0x00000008) /* Bit 3 */
|
|
|
|
#define FSMC_BTR4_ADDHLD ((u32)0x000000F0) /* ADDHLD[3:0] bits (Address-hold phase duration) */
|
|
#define FSMC_BTR4_ADDHLD_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BTR4_ADDHLD_1 ((u32)0x00000020) /* Bit 1 */
|
|
#define FSMC_BTR4_ADDHLD_2 ((u32)0x00000040) /* Bit 2 */
|
|
#define FSMC_BTR4_ADDHLD_3 ((u32)0x00000080) /* Bit 3 */
|
|
|
|
#define FSMC_BTR4_DATAST ((u32)0x0000FF00) /* DATAST [3:0] bits (Data-phase duration) */
|
|
#define FSMC_BTR4_DATAST_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_BTR4_DATAST_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_BTR4_DATAST_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_BTR4_DATAST_3 ((u32)0x00000800) /* Bit 3 */
|
|
|
|
#define FSMC_BTR4_BUSTURN ((u32)0x000F0000) /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
|
|
#define FSMC_BTR4_BUSTURN_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_BTR4_BUSTURN_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_BTR4_BUSTURN_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_BTR4_BUSTURN_3 ((u32)0x00080000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR4_CLKDIV ((u32)0x00F00000) /* CLKDIV[3:0] bits (Clock divide ratio) */
|
|
#define FSMC_BTR4_CLKDIV_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define FSMC_BTR4_CLKDIV_1 ((u32)0x00200000) /* Bit 1 */
|
|
#define FSMC_BTR4_CLKDIV_2 ((u32)0x00400000) /* Bit 2 */
|
|
#define FSMC_BTR4_CLKDIV_3 ((u32)0x00800000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR4_DATLAT ((u32)0x0F000000) /* DATLA[3:0] bits (Data latency) */
|
|
#define FSMC_BTR4_DATLAT_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_BTR4_DATLAT_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_BTR4_DATLAT_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_BTR4_DATLAT_3 ((u32)0x08000000) /* Bit 3 */
|
|
|
|
#define FSMC_BTR4_ACCMOD ((u32)0x30000000) /* ACCMOD[1:0] bits (Access mode) */
|
|
#define FSMC_BTR4_ACCMOD_0 ((u32)0x10000000) /* Bit 0 */
|
|
#define FSMC_BTR4_ACCMOD_1 ((u32)0x20000000) /* Bit 1 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_BWTR1 register ******************/
|
|
#define FSMC_BWTR1_ADDSET ((u32)0x0000000F) /* ADDSET[3:0] bits (Address setup phase duration) */
|
|
#define FSMC_BWTR1_ADDSET_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_BWTR1_ADDSET_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_BWTR1_ADDSET_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_BWTR1_ADDSET_3 ((u32)0x00000008) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR1_ADDHLD ((u32)0x000000F0) /* ADDHLD[3:0] bits (Address-hold phase duration) */
|
|
#define FSMC_BWTR1_ADDHLD_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BWTR1_ADDHLD_1 ((u32)0x00000020) /* Bit 1 */
|
|
#define FSMC_BWTR1_ADDHLD_2 ((u32)0x00000040) /* Bit 2 */
|
|
#define FSMC_BWTR1_ADDHLD_3 ((u32)0x00000080) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR1_DATAST ((u32)0x0000FF00) /* DATAST [3:0] bits (Data-phase duration) */
|
|
#define FSMC_BWTR1_DATAST_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_BWTR1_DATAST_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_BWTR1_DATAST_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_BWTR1_DATAST_3 ((u32)0x00000800) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR1_BUSTURN ((u32)0x000F0000) /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
|
|
#define FSMC_BWTR1_BUSTURN_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_BWTR1_BUSTURN_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_BWTR1_BUSTURN_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_BWTR1_BUSTURN_3 ((u32)0x00080000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR1_CLKDIV ((u32)0x00F00000) /* CLKDIV[3:0] bits (Clock divide ratio) */
|
|
#define FSMC_BWTR1_CLKDIV_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define FSMC_BWTR1_CLKDIV_1 ((u32)0x00200000) /* Bit 1 */
|
|
#define FSMC_BWTR1_CLKDIV_2 ((u32)0x00400000) /* Bit 2 */
|
|
#define FSMC_BWTR1_CLKDIV_3 ((u32)0x00800000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR1_DATLAT ((u32)0x0F000000) /* DATLA[3:0] bits (Data latency) */
|
|
#define FSMC_BWTR1_DATLAT_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_BWTR1_DATLAT_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_BWTR1_DATLAT_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_BWTR1_DATLAT_3 ((u32)0x08000000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR1_ACCMOD ((u32)0x30000000) /* ACCMOD[1:0] bits (Access mode) */
|
|
#define FSMC_BWTR1_ACCMOD_0 ((u32)0x10000000) /* Bit 0 */
|
|
#define FSMC_BWTR1_ACCMOD_1 ((u32)0x20000000) /* Bit 1 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_BWTR2 register ******************/
|
|
#define FSMC_BWTR2_ADDSET ((u32)0x0000000F) /* ADDSET[3:0] bits (Address setup phase duration) */
|
|
#define FSMC_BWTR2_ADDSET_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_BWTR2_ADDSET_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_BWTR2_ADDSET_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_BWTR2_ADDSET_3 ((u32)0x00000008) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR2_ADDHLD ((u32)0x000000F0) /* ADDHLD[3:0] bits (Address-hold phase duration) */
|
|
#define FSMC_BWTR2_ADDHLD_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BWTR2_ADDHLD_1 ((u32)0x00000020) /* Bit 1 */
|
|
#define FSMC_BWTR2_ADDHLD_2 ((u32)0x00000040) /* Bit 2 */
|
|
#define FSMC_BWTR2_ADDHLD_3 ((u32)0x00000080) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR2_DATAST ((u32)0x0000FF00) /* DATAST [3:0] bits (Data-phase duration) */
|
|
#define FSMC_BWTR2_DATAST_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_BWTR2_DATAST_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_BWTR2_DATAST_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_BWTR2_DATAST_3 ((u32)0x00000800) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR2_BUSTURN ((u32)0x000F0000) /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
|
|
#define FSMC_BWTR2_BUSTURN_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_BWTR2_BUSTURN_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_BWTR2_BUSTURN_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_BWTR2_BUSTURN_3 ((u32)0x00080000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR2_CLKDIV ((u32)0x00F00000) /* CLKDIV[3:0] bits (Clock divide ratio) */
|
|
#define FSMC_BWTR2_CLKDIV_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define FSMC_BWTR2_CLKDIV_1 ((u32)0x00200000) /* Bit 1*/
|
|
#define FSMC_BWTR2_CLKDIV_2 ((u32)0x00400000) /* Bit 2 */
|
|
#define FSMC_BWTR2_CLKDIV_3 ((u32)0x00800000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR2_DATLAT ((u32)0x0F000000) /* DATLA[3:0] bits (Data latency) */
|
|
#define FSMC_BWTR2_DATLAT_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_BWTR2_DATLAT_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_BWTR2_DATLAT_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_BWTR2_DATLAT_3 ((u32)0x08000000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR2_ACCMOD ((u32)0x30000000) /* ACCMOD[1:0] bits (Access mode) */
|
|
#define FSMC_BWTR2_ACCMOD_0 ((u32)0x10000000) /* Bit 0 */
|
|
#define FSMC_BWTR2_ACCMOD_1 ((u32)0x20000000) /* Bit 1 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_BWTR3 register ******************/
|
|
#define FSMC_BWTR3_ADDSET ((u32)0x0000000F) /* ADDSET[3:0] bits (Address setup phase duration) */
|
|
#define FSMC_BWTR3_ADDSET_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_BWTR3_ADDSET_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_BWTR3_ADDSET_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_BWTR3_ADDSET_3 ((u32)0x00000008) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR3_ADDHLD ((u32)0x000000F0) /* ADDHLD[3:0] bits (Address-hold phase duration) */
|
|
#define FSMC_BWTR3_ADDHLD_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BWTR3_ADDHLD_1 ((u32)0x00000020) /* Bit 1 */
|
|
#define FSMC_BWTR3_ADDHLD_2 ((u32)0x00000040) /* Bit 2 */
|
|
#define FSMC_BWTR3_ADDHLD_3 ((u32)0x00000080) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR3_DATAST ((u32)0x0000FF00) /* DATAST [3:0] bits (Data-phase duration) */
|
|
#define FSMC_BWTR3_DATAST_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_BWTR3_DATAST_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_BWTR3_DATAST_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_BWTR3_DATAST_3 ((u32)0x00000800) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR3_BUSTURN ((u32)0x000F0000) /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
|
|
#define FSMC_BWTR3_BUSTURN_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_BWTR3_BUSTURN_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_BWTR3_BUSTURN_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_BWTR3_BUSTURN_3 ((u32)0x00080000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR3_CLKDIV ((u32)0x00F00000) /* CLKDIV[3:0] bits (Clock divide ratio) */
|
|
#define FSMC_BWTR3_CLKDIV_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define FSMC_BWTR3_CLKDIV_1 ((u32)0x00200000) /* Bit 1 */
|
|
#define FSMC_BWTR3_CLKDIV_2 ((u32)0x00400000) /* Bit 2 */
|
|
#define FSMC_BWTR3_CLKDIV_3 ((u32)0x00800000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR3_DATLAT ((u32)0x0F000000) /* DATLA[3:0] bits (Data latency) */
|
|
#define FSMC_BWTR3_DATLAT_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_BWTR3_DATLAT_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_BWTR3_DATLAT_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_BWTR3_DATLAT_3 ((u32)0x08000000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR3_ACCMOD ((u32)0x30000000) /* ACCMOD[1:0] bits (Access mode) */
|
|
#define FSMC_BWTR3_ACCMOD_0 ((u32)0x10000000) /* Bit 0 */
|
|
#define FSMC_BWTR3_ACCMOD_1 ((u32)0x20000000) /* Bit 1 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_BWTR4 register ******************/
|
|
#define FSMC_BWTR4_ADDSET ((u32)0x0000000F) /* ADDSET[3:0] bits (Address setup phase duration) */
|
|
#define FSMC_BWTR4_ADDSET_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_BWTR4_ADDSET_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_BWTR4_ADDSET_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_BWTR4_ADDSET_3 ((u32)0x00000008) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR4_ADDHLD ((u32)0x000000F0) /* ADDHLD[3:0] bits (Address-hold phase duration) */
|
|
#define FSMC_BWTR4_ADDHLD_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_BWTR4_ADDHLD_1 ((u32)0x00000020) /* Bit 1 */
|
|
#define FSMC_BWTR4_ADDHLD_2 ((u32)0x00000040) /* Bit 2 */
|
|
#define FSMC_BWTR4_ADDHLD_3 ((u32)0x00000080) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR4_DATAST ((u32)0x0000FF00) /* DATAST [3:0] bits (Data-phase duration) */
|
|
#define FSMC_BWTR4_DATAST_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_BWTR4_DATAST_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_BWTR4_DATAST_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_BWTR4_DATAST_3 ((u32)0x00000800) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR4_BUSTURN ((u32)0x000F0000) /* BUSTURN[3:0] bits (Bus turnaround phase duration) */
|
|
#define FSMC_BWTR4_BUSTURN_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_BWTR4_BUSTURN_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_BWTR4_BUSTURN_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_BWTR4_BUSTURN_3 ((u32)0x00080000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR4_CLKDIV ((u32)0x00F00000) /* CLKDIV[3:0] bits (Clock divide ratio) */
|
|
#define FSMC_BWTR4_CLKDIV_0 ((u32)0x00100000) /* Bit 0 */
|
|
#define FSMC_BWTR4_CLKDIV_1 ((u32)0x00200000) /* Bit 1 */
|
|
#define FSMC_BWTR4_CLKDIV_2 ((u32)0x00400000) /* Bit 2 */
|
|
#define FSMC_BWTR4_CLKDIV_3 ((u32)0x00800000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR4_DATLAT ((u32)0x0F000000) /* DATLA[3:0] bits (Data latency) */
|
|
#define FSMC_BWTR4_DATLAT_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_BWTR4_DATLAT_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_BWTR4_DATLAT_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_BWTR4_DATLAT_3 ((u32)0x08000000) /* Bit 3 */
|
|
|
|
#define FSMC_BWTR4_ACCMOD ((u32)0x30000000) /* ACCMOD[1:0] bits (Access mode) */
|
|
#define FSMC_BWTR4_ACCMOD_0 ((u32)0x10000000) /* Bit 0 */
|
|
#define FSMC_BWTR4_ACCMOD_1 ((u32)0x20000000) /* Bit 1 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_PCR2 register *******************/
|
|
#define FSMC_PCR2_PWAITEN ((u32)0x00000002) /* Wait feature enable bit */
|
|
#define FSMC_PCR2_PBKEN ((u32)0x00000004) /* PC Card/NAND Flash memory bank enable bit */
|
|
#define FSMC_PCR2_PTYP ((u32)0x00000008) /* Memory type */
|
|
|
|
#define FSMC_PCR2_PWID ((u32)0x00000030) /* PWID[1:0] bits (NAND Flash databus width) */
|
|
#define FSMC_PCR2_PWID_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_PCR2_PWID_1 ((u32)0x00000020) /* Bit 1 */
|
|
|
|
#define FSMC_PCR2_ECCEN ((u32)0x00000040) /* ECC computation logic enable bit */
|
|
#define FSMC_PCR2_ADLOW ((u32)0x00000100) /* Address low bit delivery */
|
|
|
|
#define FSMC_PCR2_TCLR ((u32)0x00001E00) /* TCLR[3:0] bits (CLE to RE delay) */
|
|
#define FSMC_PCR2_TCLR_0 ((u32)0x00000200) /* Bit 0 */
|
|
#define FSMC_PCR2_TCLR_1 ((u32)0x00000400) /* Bit 1 */
|
|
#define FSMC_PCR2_TCLR_2 ((u32)0x00000800) /* Bit 2 */
|
|
#define FSMC_PCR2_TCLR_3 ((u32)0x00001000) /* Bit 3 */
|
|
|
|
#define FSMC_PCR2_TAR ((u32)0x0001E000) /* TAR[3:0] bits (ALE to RE delay) */
|
|
#define FSMC_PCR2_TAR_0 ((u32)0x00002000) /* Bit 0 */
|
|
#define FSMC_PCR2_TAR_1 ((u32)0x00004000) /* Bit 1 */
|
|
#define FSMC_PCR2_TAR_2 ((u32)0x00008000) /* Bit 2 */
|
|
#define FSMC_PCR2_TAR_3 ((u32)0x00010000) /* Bit 3 */
|
|
|
|
#define FSMC_PCR2_ECCPS ((u32)0x000E0000) /* ECCPS[1:0] bits (ECC page size) */
|
|
#define FSMC_PCR2_ECCPS_0 ((u32)0x00020000) /* Bit 0 */
|
|
#define FSMC_PCR2_ECCPS_1 ((u32)0x00040000) /* Bit 1 */
|
|
#define FSMC_PCR2_ECCPS_2 ((u32)0x00080000) /* Bit 2 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_PCR3 register *******************/
|
|
#define FSMC_PCR3_PWAITEN ((u32)0x00000002) /* Wait feature enable bit */
|
|
#define FSMC_PCR3_PBKEN ((u32)0x00000004) /* PC Card/NAND Flash memory bank enable bit */
|
|
#define FSMC_PCR3_PTYP ((u32)0x00000008) /* Memory type */
|
|
|
|
#define FSMC_PCR3_PWID ((u32)0x00000030) /* PWID[1:0] bits (NAND Flash databus width) */
|
|
#define FSMC_PCR3_PWID_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_PCR3_PWID_1 ((u32)0x00000020) /* Bit 1 */
|
|
|
|
#define FSMC_PCR3_ECCEN ((u32)0x00000040) /* ECC computation logic enable bit */
|
|
#define FSMC_PCR3_ADLOW ((u32)0x00000100) /* Address low bit delivery */
|
|
|
|
#define FSMC_PCR3_TCLR ((u32)0x00001E00) /* TCLR[3:0] bits (CLE to RE delay) */
|
|
#define FSMC_PCR3_TCLR_0 ((u32)0x00000200) /* Bit 0 */
|
|
#define FSMC_PCR3_TCLR_1 ((u32)0x00000400) /* Bit 1 */
|
|
#define FSMC_PCR3_TCLR_2 ((u32)0x00000800) /* Bit 2 */
|
|
#define FSMC_PCR3_TCLR_3 ((u32)0x00001000) /* Bit 3 */
|
|
|
|
#define FSMC_PCR3_TAR ((u32)0x0001E000) /* TAR[3:0] bits (ALE to RE delay) */
|
|
#define FSMC_PCR3_TAR_0 ((u32)0x00002000) /* Bit 0 */
|
|
#define FSMC_PCR3_TAR_1 ((u32)0x00004000) /* Bit 1 */
|
|
#define FSMC_PCR3_TAR_2 ((u32)0x00008000) /* Bit 2 */
|
|
#define FSMC_PCR3_TAR_3 ((u32)0x00010000) /* Bit 3 */
|
|
|
|
#define FSMC_PCR3_ECCPS ((u32)0x000E0000) /* ECCPS[2:0] bits (ECC page size) */
|
|
#define FSMC_PCR3_ECCPS_0 ((u32)0x00020000) /* Bit 0 */
|
|
#define FSMC_PCR3_ECCPS_1 ((u32)0x00040000) /* Bit 1 */
|
|
#define FSMC_PCR3_ECCPS_2 ((u32)0x00080000) /* Bit 2 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_PCR4 register *******************/
|
|
#define FSMC_PCR4_PWAITEN ((u32)0x00000002) /* Wait feature enable bit */
|
|
#define FSMC_PCR4_PBKEN ((u32)0x00000004) /* PC Card/NAND Flash memory bank enable bit */
|
|
#define FSMC_PCR4_PTYP ((u32)0x00000008) /* Memory type */
|
|
|
|
#define FSMC_PCR4_PWID ((u32)0x00000030) /* PWID[1:0] bits (NAND Flash databus width) */
|
|
#define FSMC_PCR4_PWID_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define FSMC_PCR4_PWID_1 ((u32)0x00000020) /* Bit 1 */
|
|
|
|
#define FSMC_PCR4_ECCEN ((u32)0x00000040) /* ECC computation logic enable bit */
|
|
#define FSMC_PCR4_ADLOW ((u32)0x00000100) /* Address low bit delivery */
|
|
|
|
#define FSMC_PCR4_TCLR ((u32)0x00001E00) /* TCLR[3:0] bits (CLE to RE delay) */
|
|
#define FSMC_PCR4_TCLR_0 ((u32)0x00000200) /* Bit 0 */
|
|
#define FSMC_PCR4_TCLR_1 ((u32)0x00000400) /* Bit 1 */
|
|
#define FSMC_PCR4_TCLR_2 ((u32)0x00000800) /* Bit 2 */
|
|
#define FSMC_PCR4_TCLR_3 ((u32)0x00001000) /* Bit 3 */
|
|
|
|
#define FSMC_PCR4_TAR ((u32)0x0001E000) /* TAR[3:0] bits (ALE to RE delay) */
|
|
#define FSMC_PCR4_TAR_0 ((u32)0x00002000) /* Bit 0 */
|
|
#define FSMC_PCR4_TAR_1 ((u32)0x00004000) /* Bit 1 */
|
|
#define FSMC_PCR4_TAR_2 ((u32)0x00008000) /* Bit 2 */
|
|
#define FSMC_PCR4_TAR_3 ((u32)0x00010000) /* Bit 3 */
|
|
|
|
#define FSMC_PCR4_ECCPS ((u32)0x000E0000) /* ECCPS[2:0] bits (ECC page size) */
|
|
#define FSMC_PCR4_ECCPS_0 ((u32)0x00020000) /* Bit 0 */
|
|
#define FSMC_PCR4_ECCPS_1 ((u32)0x00040000) /* Bit 1 */
|
|
#define FSMC_PCR4_ECCPS_2 ((u32)0x00080000) /* Bit 2 */
|
|
|
|
|
|
/******************* Bit definition for FSMC_SR2 register *******************/
|
|
#define FSMC_SR2_IRS ((u8)0x01) /* Interrupt Rising Edge status */
|
|
#define FSMC_SR2_ILS ((u8)0x02) /* Interrupt Level status */
|
|
#define FSMC_SR2_IFS ((u8)0x04) /* Interrupt Falling Edge status */
|
|
#define FSMC_SR2_IREN ((u8)0x08) /* Interrupt Rising Edge detection Enable bit */
|
|
#define FSMC_SR2_ILEN ((u8)0x10) /* Interrupt Level detection Enable bit */
|
|
#define FSMC_SR2_IFEN ((u8)0x20) /* Interrupt Falling Edge detection Enable bit */
|
|
#define FSMC_SR2_FEMPT ((u8)0x40) /* FIFO empty */
|
|
|
|
|
|
/******************* Bit definition for FSMC_SR3 register *******************/
|
|
#define FSMC_SR3_IRS ((u8)0x01) /* Interrupt Rising Edge status */
|
|
#define FSMC_SR3_ILS ((u8)0x02) /* Interrupt Level status */
|
|
#define FSMC_SR3_IFS ((u8)0x04) /* Interrupt Falling Edge status */
|
|
#define FSMC_SR3_IREN ((u8)0x08) /* Interrupt Rising Edge detection Enable bit */
|
|
#define FSMC_SR3_ILEN ((u8)0x10) /* Interrupt Level detection Enable bit */
|
|
#define FSMC_SR3_IFEN ((u8)0x20) /* Interrupt Falling Edge detection Enable bit */
|
|
#define FSMC_SR3_FEMPT ((u8)0x40) /* FIFO empty */
|
|
|
|
|
|
/******************* Bit definition for FSMC_SR4 register *******************/
|
|
#define FSMC_SR4_IRS ((u8)0x01) /* Interrupt Rising Edge status */
|
|
#define FSMC_SR4_ILS ((u8)0x02) /* Interrupt Level status */
|
|
#define FSMC_SR4_IFS ((u8)0x04) /* Interrupt Falling Edge status */
|
|
#define FSMC_SR4_IREN ((u8)0x08) /* Interrupt Rising Edge detection Enable bit */
|
|
#define FSMC_SR4_ILEN ((u8)0x10) /* Interrupt Level detection Enable bit */
|
|
#define FSMC_SR4_IFEN ((u8)0x20) /* Interrupt Falling Edge detection Enable bit */
|
|
#define FSMC_SR4_FEMPT ((u8)0x40) /* FIFO empty */
|
|
|
|
|
|
/****************** Bit definition for FSMC_PMEM2 register ******************/
|
|
#define FSMC_PMEM2_MEMSET2 ((u32)0x000000FF) /* MEMSET2[7:0] bits (Common memory 2 setup time) */
|
|
#define FSMC_PMEM2_MEMSET2_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_PMEM2_MEMSET2_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_PMEM2_MEMSET2_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_PMEM2_MEMSET2_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define FSMC_PMEM2_MEMSET2_4 ((u32)0x00000010) /* Bit 4 */
|
|
#define FSMC_PMEM2_MEMSET2_5 ((u32)0x00000020) /* Bit 5 */
|
|
#define FSMC_PMEM2_MEMSET2_6 ((u32)0x00000040) /* Bit 6 */
|
|
#define FSMC_PMEM2_MEMSET2_7 ((u32)0x00000080) /* Bit 7 */
|
|
|
|
#define FSMC_PMEM2_MEMWAIT2 ((u32)0x0000FF00) /* MEMWAIT2[7:0] bits (Common memory 2 wait time) */
|
|
#define FSMC_PMEM2_MEMWAIT2_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_PMEM2_MEMWAIT2_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_PMEM2_MEMWAIT2_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_PMEM2_MEMWAIT2_3 ((u32)0x00000800) /* Bit 3 */
|
|
#define FSMC_PMEM2_MEMWAIT2_4 ((u32)0x00001000) /* Bit 4 */
|
|
#define FSMC_PMEM2_MEMWAIT2_5 ((u32)0x00002000) /* Bit 5 */
|
|
#define FSMC_PMEM2_MEMWAIT2_6 ((u32)0x00004000) /* Bit 6 */
|
|
#define FSMC_PMEM2_MEMWAIT2_7 ((u32)0x00008000) /* Bit 7 */
|
|
|
|
#define FSMC_PMEM2_MEMHOLD2 ((u32)0x00FF0000) /* MEMHOLD2[7:0] bits (Common memory 2 hold time) */
|
|
#define FSMC_PMEM2_MEMHOLD2_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_PMEM2_MEMHOLD2_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_PMEM2_MEMHOLD2_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_PMEM2_MEMHOLD2_3 ((u32)0x00080000) /* Bit 3 */
|
|
#define FSMC_PMEM2_MEMHOLD2_4 ((u32)0x00100000) /* Bit 4 */
|
|
#define FSMC_PMEM2_MEMHOLD2_5 ((u32)0x00200000) /* Bit 5 */
|
|
#define FSMC_PMEM2_MEMHOLD2_6 ((u32)0x00400000) /* Bit 6 */
|
|
#define FSMC_PMEM2_MEMHOLD2_7 ((u32)0x00800000) /* Bit 7 */
|
|
|
|
#define FSMC_PMEM2_MEMHIZ2 ((u32)0xFF000000) /* MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */
|
|
#define FSMC_PMEM2_MEMHIZ2_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_PMEM2_MEMHIZ2_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_PMEM2_MEMHIZ2_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_PMEM2_MEMHIZ2_3 ((u32)0x08000000) /* Bit 3 */
|
|
#define FSMC_PMEM2_MEMHIZ2_4 ((u32)0x10000000) /* Bit 4 */
|
|
#define FSMC_PMEM2_MEMHIZ2_5 ((u32)0x20000000) /* Bit 5 */
|
|
#define FSMC_PMEM2_MEMHIZ2_6 ((u32)0x40000000) /* Bit 6 */
|
|
#define FSMC_PMEM2_MEMHIZ2_7 ((u32)0x80000000) /* Bit 7 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_PMEM3 register ******************/
|
|
#define FSMC_PMEM3_MEMSET3 ((u32)0x000000FF) /* MEMSET3[7:0] bits (Common memory 3 setup time) */
|
|
#define FSMC_PMEM3_MEMSET3_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_PMEM3_MEMSET3_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_PMEM3_MEMSET3_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_PMEM3_MEMSET3_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define FSMC_PMEM3_MEMSET3_4 ((u32)0x00000010) /* Bit 4 */
|
|
#define FSMC_PMEM3_MEMSET3_5 ((u32)0x00000020) /* Bit 5 */
|
|
#define FSMC_PMEM3_MEMSET3_6 ((u32)0x00000040) /* Bit 6 */
|
|
#define FSMC_PMEM3_MEMSET3_7 ((u32)0x00000080) /* Bit 7 */
|
|
|
|
#define FSMC_PMEM3_MEMWAIT3 ((u32)0x0000FF00) /* MEMWAIT3[7:0] bits (Common memory 3 wait time) */
|
|
#define FSMC_PMEM3_MEMWAIT3_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_PMEM3_MEMWAIT3_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_PMEM3_MEMWAIT3_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_PMEM3_MEMWAIT3_3 ((u32)0x00000800) /* Bit 3 */
|
|
#define FSMC_PMEM3_MEMWAIT3_4 ((u32)0x00001000) /* Bit 4 */
|
|
#define FSMC_PMEM3_MEMWAIT3_5 ((u32)0x00002000) /* Bit 5 */
|
|
#define FSMC_PMEM3_MEMWAIT3_6 ((u32)0x00004000) /* Bit 6 */
|
|
#define FSMC_PMEM3_MEMWAIT3_7 ((u32)0x00008000) /* Bit 7 */
|
|
|
|
#define FSMC_PMEM3_MEMHOLD3 ((u32)0x00FF0000) /* MEMHOLD3[7:0] bits (Common memory 3 hold time) */
|
|
#define FSMC_PMEM3_MEMHOLD3_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_PMEM3_MEMHOLD3_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_PMEM3_MEMHOLD3_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_PMEM3_MEMHOLD3_3 ((u32)0x00080000) /* Bit 3 */
|
|
#define FSMC_PMEM3_MEMHOLD3_4 ((u32)0x00100000) /* Bit 4 */
|
|
#define FSMC_PMEM3_MEMHOLD3_5 ((u32)0x00200000) /* Bit 5 */
|
|
#define FSMC_PMEM3_MEMHOLD3_6 ((u32)0x00400000) /* Bit 6 */
|
|
#define FSMC_PMEM3_MEMHOLD3_7 ((u32)0x00800000) /* Bit 7 */
|
|
|
|
#define FSMC_PMEM3_MEMHIZ3 ((u32)0xFF000000) /* MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */
|
|
#define FSMC_PMEM3_MEMHIZ3_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_PMEM3_MEMHIZ3_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_PMEM3_MEMHIZ3_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_PMEM3_MEMHIZ3_3 ((u32)0x08000000) /* Bit 3 */
|
|
#define FSMC_PMEM3_MEMHIZ3_4 ((u32)0x10000000) /* Bit 4 */
|
|
#define FSMC_PMEM3_MEMHIZ3_5 ((u32)0x20000000) /* Bit 5 */
|
|
#define FSMC_PMEM3_MEMHIZ3_6 ((u32)0x40000000) /* Bit 6 */
|
|
#define FSMC_PMEM3_MEMHIZ3_7 ((u32)0x80000000) /* Bit 7 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_PMEM4 register ******************/
|
|
#define FSMC_PMEM4_MEMSET4 ((u32)0x000000FF) /* MEMSET4[7:0] bits (Common memory 4 setup time) */
|
|
#define FSMC_PMEM4_MEMSET4_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_PMEM4_MEMSET4_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_PMEM4_MEMSET4_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_PMEM4_MEMSET4_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define FSMC_PMEM4_MEMSET4_4 ((u32)0x00000010) /* Bit 4 */
|
|
#define FSMC_PMEM4_MEMSET4_5 ((u32)0x00000020) /* Bit 5 */
|
|
#define FSMC_PMEM4_MEMSET4_6 ((u32)0x00000040) /* Bit 6 */
|
|
#define FSMC_PMEM4_MEMSET4_7 ((u32)0x00000080) /* Bit 7 */
|
|
|
|
#define FSMC_PMEM4_MEMWAIT4 ((u32)0x0000FF00) /* MEMWAIT4[7:0] bits (Common memory 4 wait time) */
|
|
#define FSMC_PMEM4_MEMWAIT4_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_PMEM4_MEMWAIT4_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_PMEM4_MEMWAIT4_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_PMEM4_MEMWAIT4_3 ((u32)0x00000800) /* Bit 3 */
|
|
#define FSMC_PMEM4_MEMWAIT4_4 ((u32)0x00001000) /* Bit 4 */
|
|
#define FSMC_PMEM4_MEMWAIT4_5 ((u32)0x00002000) /* Bit 5 */
|
|
#define FSMC_PMEM4_MEMWAIT4_6 ((u32)0x00004000) /* Bit 6 */
|
|
#define FSMC_PMEM4_MEMWAIT4_7 ((u32)0x00008000) /* Bit 7 */
|
|
|
|
#define FSMC_PMEM4_MEMHOLD4 ((u32)0x00FF0000) /* MEMHOLD4[7:0] bits (Common memory 4 hold time) */
|
|
#define FSMC_PMEM4_MEMHOLD4_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_PMEM4_MEMHOLD4_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_PMEM4_MEMHOLD4_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_PMEM4_MEMHOLD4_3 ((u32)0x00080000) /* Bit 3 */
|
|
#define FSMC_PMEM4_MEMHOLD4_4 ((u32)0x00100000) /* Bit 4 */
|
|
#define FSMC_PMEM4_MEMHOLD4_5 ((u32)0x00200000) /* Bit 5 */
|
|
#define FSMC_PMEM4_MEMHOLD4_6 ((u32)0x00400000) /* Bit 6 */
|
|
#define FSMC_PMEM4_MEMHOLD4_7 ((u32)0x00800000) /* Bit 7 */
|
|
|
|
#define FSMC_PMEM4_MEMHIZ4 ((u32)0xFF000000) /* MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */
|
|
#define FSMC_PMEM4_MEMHIZ4_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_PMEM4_MEMHIZ4_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_PMEM4_MEMHIZ4_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_PMEM4_MEMHIZ4_3 ((u32)0x08000000) /* Bit 3 */
|
|
#define FSMC_PMEM4_MEMHIZ4_4 ((u32)0x10000000) /* Bit 4 */
|
|
#define FSMC_PMEM4_MEMHIZ4_5 ((u32)0x20000000) /* Bit 5 */
|
|
#define FSMC_PMEM4_MEMHIZ4_6 ((u32)0x40000000) /* Bit 6 */
|
|
#define FSMC_PMEM4_MEMHIZ4_7 ((u32)0x80000000) /* Bit 7 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_PATT2 register ******************/
|
|
#define FSMC_PATT2_ATTSET2 ((u32)0x000000FF) /* ATTSET2[7:0] bits (Attribute memory 2 setup time) */
|
|
#define FSMC_PATT2_ATTSET2_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_PATT2_ATTSET2_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_PATT2_ATTSET2_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_PATT2_ATTSET2_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define FSMC_PATT2_ATTSET2_4 ((u32)0x00000010) /* Bit 4 */
|
|
#define FSMC_PATT2_ATTSET2_5 ((u32)0x00000020) /* Bit 5 */
|
|
#define FSMC_PATT2_ATTSET2_6 ((u32)0x00000040) /* Bit 6 */
|
|
#define FSMC_PATT2_ATTSET2_7 ((u32)0x00000080) /* Bit 7 */
|
|
|
|
#define FSMC_PATT2_ATTWAIT2 ((u32)0x0000FF00) /* ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */
|
|
#define FSMC_PATT2_ATTWAIT2_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_PATT2_ATTWAIT2_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_PATT2_ATTWAIT2_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_PATT2_ATTWAIT2_3 ((u32)0x00000800) /* Bit 3 */
|
|
#define FSMC_PATT2_ATTWAIT2_4 ((u32)0x00001000) /* Bit 4 */
|
|
#define FSMC_PATT2_ATTWAIT2_5 ((u32)0x00002000) /* Bit 5 */
|
|
#define FSMC_PATT2_ATTWAIT2_6 ((u32)0x00004000) /* Bit 6 */
|
|
#define FSMC_PATT2_ATTWAIT2_7 ((u32)0x00008000) /* Bit 7 */
|
|
|
|
#define FSMC_PATT2_ATTHOLD2 ((u32)0x00FF0000) /* ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */
|
|
#define FSMC_PATT2_ATTHOLD2_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_PATT2_ATTHOLD2_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_PATT2_ATTHOLD2_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_PATT2_ATTHOLD2_3 ((u32)0x00080000) /* Bit 3 */
|
|
#define FSMC_PATT2_ATTHOLD2_4 ((u32)0x00100000) /* Bit 4 */
|
|
#define FSMC_PATT2_ATTHOLD2_5 ((u32)0x00200000) /* Bit 5 */
|
|
#define FSMC_PATT2_ATTHOLD2_6 ((u32)0x00400000) /* Bit 6 */
|
|
#define FSMC_PATT2_ATTHOLD2_7 ((u32)0x00800000) /* Bit 7 */
|
|
|
|
#define FSMC_PATT2_ATTHIZ2 ((u32)0xFF000000) /* ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */
|
|
#define FSMC_PATT2_ATTHIZ2_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_PATT2_ATTHIZ2_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_PATT2_ATTHIZ2_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_PATT2_ATTHIZ2_3 ((u32)0x08000000) /* Bit 3 */
|
|
#define FSMC_PATT2_ATTHIZ2_4 ((u32)0x10000000) /* Bit 4 */
|
|
#define FSMC_PATT2_ATTHIZ2_5 ((u32)0x20000000) /* Bit 5 */
|
|
#define FSMC_PATT2_ATTHIZ2_6 ((u32)0x40000000) /* Bit 6 */
|
|
#define FSMC_PATT2_ATTHIZ2_7 ((u32)0x80000000) /* Bit 7 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_PATT3 register ******************/
|
|
#define FSMC_PATT3_ATTSET3 ((u32)0x000000FF) /* ATTSET3[7:0] bits (Attribute memory 3 setup time) */
|
|
#define FSMC_PATT3_ATTSET3_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_PATT3_ATTSET3_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_PATT3_ATTSET3_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_PATT3_ATTSET3_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define FSMC_PATT3_ATTSET3_4 ((u32)0x00000010) /* Bit 4 */
|
|
#define FSMC_PATT3_ATTSET3_5 ((u32)0x00000020) /* Bit 5 */
|
|
#define FSMC_PATT3_ATTSET3_6 ((u32)0x00000040) /* Bit 6 */
|
|
#define FSMC_PATT3_ATTSET3_7 ((u32)0x00000080) /* Bit 7 */
|
|
|
|
#define FSMC_PATT3_ATTWAIT3 ((u32)0x0000FF00) /* ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */
|
|
#define FSMC_PATT3_ATTWAIT3_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_PATT3_ATTWAIT3_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_PATT3_ATTWAIT3_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_PATT3_ATTWAIT3_3 ((u32)0x00000800) /* Bit 3 */
|
|
#define FSMC_PATT3_ATTWAIT3_4 ((u32)0x00001000) /* Bit 4 */
|
|
#define FSMC_PATT3_ATTWAIT3_5 ((u32)0x00002000) /* Bit 5 */
|
|
#define FSMC_PATT3_ATTWAIT3_6 ((u32)0x00004000) /* Bit 6 */
|
|
#define FSMC_PATT3_ATTWAIT3_7 ((u32)0x00008000) /* Bit 7 */
|
|
|
|
#define FSMC_PATT3_ATTHOLD3 ((u32)0x00FF0000) /* ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */
|
|
#define FSMC_PATT3_ATTHOLD3_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_PATT3_ATTHOLD3_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_PATT3_ATTHOLD3_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_PATT3_ATTHOLD3_3 ((u32)0x00080000) /* Bit 3 */
|
|
#define FSMC_PATT3_ATTHOLD3_4 ((u32)0x00100000) /* Bit 4 */
|
|
#define FSMC_PATT3_ATTHOLD3_5 ((u32)0x00200000) /* Bit 5 */
|
|
#define FSMC_PATT3_ATTHOLD3_6 ((u32)0x00400000) /* Bit 6 */
|
|
#define FSMC_PATT3_ATTHOLD3_7 ((u32)0x00800000) /* Bit 7 */
|
|
|
|
#define FSMC_PATT3_ATTHIZ3 ((u32)0xFF000000) /* ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */
|
|
#define FSMC_PATT3_ATTHIZ3_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_PATT3_ATTHIZ3_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_PATT3_ATTHIZ3_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_PATT3_ATTHIZ3_3 ((u32)0x08000000) /* Bit 3 */
|
|
#define FSMC_PATT3_ATTHIZ3_4 ((u32)0x10000000) /* Bit 4 */
|
|
#define FSMC_PATT3_ATTHIZ3_5 ((u32)0x20000000) /* Bit 5 */
|
|
#define FSMC_PATT3_ATTHIZ3_6 ((u32)0x40000000) /* Bit 6 */
|
|
#define FSMC_PATT3_ATTHIZ3_7 ((u32)0x80000000) /* Bit 7 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_PATT4 register ******************/
|
|
#define FSMC_PATT4_ATTSET4 ((u32)0x000000FF) /* ATTSET4[7:0] bits (Attribute memory 4 setup time) */
|
|
#define FSMC_PATT4_ATTSET4_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_PATT4_ATTSET4_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_PATT4_ATTSET4_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_PATT4_ATTSET4_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define FSMC_PATT4_ATTSET4_4 ((u32)0x00000010) /* Bit 4 */
|
|
#define FSMC_PATT4_ATTSET4_5 ((u32)0x00000020) /* Bit 5 */
|
|
#define FSMC_PATT4_ATTSET4_6 ((u32)0x00000040) /* Bit 6 */
|
|
#define FSMC_PATT4_ATTSET4_7 ((u32)0x00000080) /* Bit 7 */
|
|
|
|
#define FSMC_PATT4_ATTWAIT4 ((u32)0x0000FF00) /* ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */
|
|
#define FSMC_PATT4_ATTWAIT4_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_PATT4_ATTWAIT4_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_PATT4_ATTWAIT4_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_PATT4_ATTWAIT4_3 ((u32)0x00000800) /* Bit 3 */
|
|
#define FSMC_PATT4_ATTWAIT4_4 ((u32)0x00001000) /* Bit 4 */
|
|
#define FSMC_PATT4_ATTWAIT4_5 ((u32)0x00002000) /* Bit 5 */
|
|
#define FSMC_PATT4_ATTWAIT4_6 ((u32)0x00004000) /* Bit 6 */
|
|
#define FSMC_PATT4_ATTWAIT4_7 ((u32)0x00008000) /* Bit 7 */
|
|
|
|
#define FSMC_PATT4_ATTHOLD4 ((u32)0x00FF0000) /* ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */
|
|
#define FSMC_PATT4_ATTHOLD4_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_PATT4_ATTHOLD4_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_PATT4_ATTHOLD4_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_PATT4_ATTHOLD4_3 ((u32)0x00080000) /* Bit 3 */
|
|
#define FSMC_PATT4_ATTHOLD4_4 ((u32)0x00100000) /* Bit 4 */
|
|
#define FSMC_PATT4_ATTHOLD4_5 ((u32)0x00200000) /* Bit 5 */
|
|
#define FSMC_PATT4_ATTHOLD4_6 ((u32)0x00400000) /* Bit 6 */
|
|
#define FSMC_PATT4_ATTHOLD4_7 ((u32)0x00800000) /* Bit 7 */
|
|
|
|
#define FSMC_PATT4_ATTHIZ4 ((u32)0xFF000000) /* ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */
|
|
#define FSMC_PATT4_ATTHIZ4_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_PATT4_ATTHIZ4_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_PATT4_ATTHIZ4_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_PATT4_ATTHIZ4_3 ((u32)0x08000000) /* Bit 3 */
|
|
#define FSMC_PATT4_ATTHIZ4_4 ((u32)0x10000000) /* Bit 4 */
|
|
#define FSMC_PATT4_ATTHIZ4_5 ((u32)0x20000000) /* Bit 5 */
|
|
#define FSMC_PATT4_ATTHIZ4_6 ((u32)0x40000000) /* Bit 6 */
|
|
#define FSMC_PATT4_ATTHIZ4_7 ((u32)0x80000000) /* Bit 7 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_PIO4 register *******************/
|
|
#define FSMC_PIO4_IOSET4 ((u32)0x000000FF) /* IOSET4[7:0] bits (I/O 4 setup time) */
|
|
#define FSMC_PIO4_IOSET4_0 ((u32)0x00000001) /* Bit 0 */
|
|
#define FSMC_PIO4_IOSET4_1 ((u32)0x00000002) /* Bit 1 */
|
|
#define FSMC_PIO4_IOSET4_2 ((u32)0x00000004) /* Bit 2 */
|
|
#define FSMC_PIO4_IOSET4_3 ((u32)0x00000008) /* Bit 3 */
|
|
#define FSMC_PIO4_IOSET4_4 ((u32)0x00000010) /* Bit 4 */
|
|
#define FSMC_PIO4_IOSET4_5 ((u32)0x00000020) /* Bit 5 */
|
|
#define FSMC_PIO4_IOSET4_6 ((u32)0x00000040) /* Bit 6 */
|
|
#define FSMC_PIO4_IOSET4_7 ((u32)0x00000080) /* Bit 7 */
|
|
|
|
#define FSMC_PIO4_IOWAIT4 ((u32)0x0000FF00) /* IOWAIT4[7:0] bits (I/O 4 wait time) */
|
|
#define FSMC_PIO4_IOWAIT4_0 ((u32)0x00000100) /* Bit 0 */
|
|
#define FSMC_PIO4_IOWAIT4_1 ((u32)0x00000200) /* Bit 1 */
|
|
#define FSMC_PIO4_IOWAIT4_2 ((u32)0x00000400) /* Bit 2 */
|
|
#define FSMC_PIO4_IOWAIT4_3 ((u32)0x00000800) /* Bit 3 */
|
|
#define FSMC_PIO4_IOWAIT4_4 ((u32)0x00001000) /* Bit 4 */
|
|
#define FSMC_PIO4_IOWAIT4_5 ((u32)0x00002000) /* Bit 5 */
|
|
#define FSMC_PIO4_IOWAIT4_6 ((u32)0x00004000) /* Bit 6 */
|
|
#define FSMC_PIO4_IOWAIT4_7 ((u32)0x00008000) /* Bit 7 */
|
|
|
|
#define FSMC_PIO4_IOHOLD4 ((u32)0x00FF0000) /* IOHOLD4[7:0] bits (I/O 4 hold time) */
|
|
#define FSMC_PIO4_IOHOLD4_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define FSMC_PIO4_IOHOLD4_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define FSMC_PIO4_IOHOLD4_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define FSMC_PIO4_IOHOLD4_3 ((u32)0x00080000) /* Bit 3 */
|
|
#define FSMC_PIO4_IOHOLD4_4 ((u32)0x00100000) /* Bit 4 */
|
|
#define FSMC_PIO4_IOHOLD4_5 ((u32)0x00200000) /* Bit 5 */
|
|
#define FSMC_PIO4_IOHOLD4_6 ((u32)0x00400000) /* Bit 6 */
|
|
#define FSMC_PIO4_IOHOLD4_7 ((u32)0x00800000) /* Bit 7 */
|
|
|
|
#define FSMC_PIO4_IOHIZ4 ((u32)0xFF000000) /* IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */
|
|
#define FSMC_PIO4_IOHIZ4_0 ((u32)0x01000000) /* Bit 0 */
|
|
#define FSMC_PIO4_IOHIZ4_1 ((u32)0x02000000) /* Bit 1 */
|
|
#define FSMC_PIO4_IOHIZ4_2 ((u32)0x04000000) /* Bit 2 */
|
|
#define FSMC_PIO4_IOHIZ4_3 ((u32)0x08000000) /* Bit 3 */
|
|
#define FSMC_PIO4_IOHIZ4_4 ((u32)0x10000000) /* Bit 4 */
|
|
#define FSMC_PIO4_IOHIZ4_5 ((u32)0x20000000) /* Bit 5 */
|
|
#define FSMC_PIO4_IOHIZ4_6 ((u32)0x40000000) /* Bit 6 */
|
|
#define FSMC_PIO4_IOHIZ4_7 ((u32)0x80000000) /* Bit 7 */
|
|
|
|
|
|
/****************** Bit definition for FSMC_ECCR2 register ******************/
|
|
#define FSMC_ECCR2_ECC2 ((u32)0xFFFFFFFF) /* ECC result */
|
|
|
|
/****************** Bit definition for FSMC_ECCR3 register ******************/
|
|
#define FSMC_ECCR3_ECC3 ((u32)0xFFFFFFFF) /* ECC result */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* SD host Interface */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/****************** Bit definition for SDIO_POWER register ******************/
|
|
#define SDIO_POWER_PWRCTRL ((u8)0x03) /* PWRCTRL[1:0] bits (Power supply control bits) */
|
|
#define SDIO_POWER_PWRCTRL_0 ((u8)0x01) /* Bit 0 */
|
|
#define SDIO_POWER_PWRCTRL_1 ((u8)0x02) /* Bit 1 */
|
|
|
|
|
|
/****************** Bit definition for SDIO_CLKCR register ******************/
|
|
#define SDIO_CLKCR_CLKDIV ((u16)0x00FF) /* Clock divide factor */
|
|
#define SDIO_CLKCR_CLKEN ((u16)0x0100) /* Clock enable bit */
|
|
#define SDIO_CLKCR_PWRSAV ((u16)0x0200) /* Power saving configuration bit */
|
|
#define SDIO_CLKCR_BYPASS ((u16)0x0400) /* Clock divider bypass enable bit */
|
|
|
|
#define SDIO_CLKCR_WIDBUS ((u16)0x1800) /* WIDBUS[1:0] bits (Wide bus mode enable bit) */
|
|
#define SDIO_CLKCR_WIDBUS_0 ((u16)0x0800) /* Bit 0 */
|
|
#define SDIO_CLKCR_WIDBUS_1 ((u16)0x1000) /* Bit 1 */
|
|
|
|
#define SDIO_CLKCR_NEGEDGE ((u16)0x2000) /* SDIO_CK dephasing selection bit */
|
|
#define SDIO_CLKCR_HWFC_EN ((u16)0x4000) /* HW Flow Control enable */
|
|
|
|
|
|
/******************* Bit definition for SDIO_ARG register *******************/
|
|
#define SDIO_ARG_CMDARG ((u32)0xFFFFFFFF) /* Command argument */
|
|
|
|
|
|
/******************* Bit definition for SDIO_CMD register *******************/
|
|
#define SDIO_CMD_CMDINDEX ((u16)0x003F) /* Command Index */
|
|
|
|
#define SDIO_CMD_WAITRESP ((u16)0x00C0) /* WAITRESP[1:0] bits (Wait for response bits) */
|
|
#define SDIO_CMD_WAITRESP_0 ((u16)0x0040) /* Bit 0 */
|
|
#define SDIO_CMD_WAITRESP_1 ((u16)0x0080) /* Bit 1 */
|
|
|
|
#define SDIO_CMD_WAITINT ((u16)0x0100) /* CPSM Waits for Interrupt Request */
|
|
#define SDIO_CMD_WAITPEND ((u16)0x0200) /* CPSM Waits for ends of data transfer (CmdPend internal signal) */
|
|
#define SDIO_CMD_CPSMEN ((u16)0x0400) /* Command path state machine (CPSM) Enable bit */
|
|
#define SDIO_CMD_SDIOSUSPEND ((u16)0x0800) /* SD I/O suspend command */
|
|
#define SDIO_CMD_ENCMDCOMPL ((u16)0x1000) /* Enable CMD completion */
|
|
#define SDIO_CMD_NIEN ((u16)0x2000) /* Not Interrupt Enable */
|
|
#define SDIO_CMD_CEATACMD ((u16)0x4000) /* CE-ATA command */
|
|
|
|
|
|
/***************** Bit definition for SDIO_RESPCMD register *****************/
|
|
#define SDIO_RESPCMD_RESPCMD ((u8)0x3F) /* Response command index */
|
|
|
|
|
|
/****************** Bit definition for SDIO_RESP0 register ******************/
|
|
#define SDIO_RESP0_CARDSTATUS0 ((u32)0xFFFFFFFF) /* Card Status */
|
|
|
|
|
|
/****************** Bit definition for SDIO_RESP1 register ******************/
|
|
#define SDIO_RESP1_CARDSTATUS1 ((u32)0xFFFFFFFF) /* Card Status */
|
|
|
|
|
|
/****************** Bit definition for SDIO_RESP2 register ******************/
|
|
#define SDIO_RESP2_CARDSTATUS2 ((u32)0xFFFFFFFF) /* Card Status */
|
|
|
|
|
|
/****************** Bit definition for SDIO_RESP3 register ******************/
|
|
#define SDIO_RESP3_CARDSTATUS3 ((u32)0xFFFFFFFF) /* Card Status */
|
|
|
|
|
|
/****************** Bit definition for SDIO_RESP4 register ******************/
|
|
#define SDIO_RESP4_CARDSTATUS4 ((u32)0xFFFFFFFF) /* Card Status */
|
|
|
|
|
|
/****************** Bit definition for SDIO_DTIMER register *****************/
|
|
#define SDIO_DTIMER_DATATIME ((u32)0xFFFFFFFF) /* Data timeout period. */
|
|
|
|
|
|
/****************** Bit definition for SDIO_DLEN register *******************/
|
|
#define SDIO_DLEN_DATALENGTH ((u32)0x01FFFFFF) /* Data length value */
|
|
|
|
|
|
/****************** Bit definition for SDIO_DCTRL register ******************/
|
|
#define SDIO_DCTRL_DTEN ((u16)0x0001) /* Data transfer enabled bit */
|
|
#define SDIO_DCTRL_DTDIR ((u16)0x0002) /* Data transfer direction selection */
|
|
#define SDIO_DCTRL_DTMODE ((u16)0x0004) /* Data transfer mode selection */
|
|
#define SDIO_DCTRL_DMAEN ((u16)0x0008) /* DMA enabled bit */
|
|
|
|
#define SDIO_DCTRL_DBLOCKSIZE ((u16)0x00F0) /* DBLOCKSIZE[3:0] bits (Data block size) */
|
|
#define SDIO_DCTRL_DBLOCKSIZE_0 ((u16)0x0010) /* Bit 0 */
|
|
#define SDIO_DCTRL_DBLOCKSIZE_1 ((u16)0x0020) /* Bit 1 */
|
|
#define SDIO_DCTRL_DBLOCKSIZE_2 ((u16)0x0040) /* Bit 2 */
|
|
#define SDIO_DCTRL_DBLOCKSIZE_3 ((u16)0x0080) /* Bit 3 */
|
|
|
|
#define SDIO_DCTRL_RWSTART ((u16)0x0100) /* Read wait start */
|
|
#define SDIO_DCTRL_RWSTOP ((u16)0x0200) /* Read wait stop */
|
|
#define SDIO_DCTRL_RWMOD ((u16)0x0400) /* Read wait mode */
|
|
#define SDIO_DCTRL_SDIOEN ((u16)0x0800) /* SD I/O enable functions */
|
|
|
|
|
|
/****************** Bit definition for SDIO_DCOUNT register *****************/
|
|
#define SDIO_DCOUNT_DATACOUNT ((u32)0x01FFFFFF) /* Data count value */
|
|
|
|
|
|
/****************** Bit definition for SDIO_STA register ********************/
|
|
#define SDIO_STA_CCRCFAIL ((u32)0x00000001) /* Command response received (CRC check failed) */
|
|
#define SDIO_STA_DCRCFAIL ((u32)0x00000002) /* Data block sent/received (CRC check failed) */
|
|
#define SDIO_STA_CTIMEOUT ((u32)0x00000004) /* Command response timeout */
|
|
#define SDIO_STA_DTIMEOUT ((u32)0x00000008) /* Data timeout */
|
|
#define SDIO_STA_TXUNDERR ((u32)0x00000010) /* Transmit FIFO underrun error */
|
|
#define SDIO_STA_RXOVERR ((u32)0x00000020) /* Received FIFO overrun error */
|
|
#define SDIO_STA_CMDREND ((u32)0x00000040) /* Command response received (CRC check passed) */
|
|
#define SDIO_STA_CMDSENT ((u32)0x00000080) /* Command sent (no response required) */
|
|
#define SDIO_STA_DATAEND ((u32)0x00000100) /* Data end (data counter, SDIDCOUNT, is zero) */
|
|
#define SDIO_STA_STBITERR ((u32)0x00000200) /* Start bit not detected on all data signals in wide bus mode */
|
|
#define SDIO_STA_DBCKEND ((u32)0x00000400) /* Data block sent/received (CRC check passed) */
|
|
#define SDIO_STA_CMDACT ((u32)0x00000800) /* Command transfer in progress */
|
|
#define SDIO_STA_TXACT ((u32)0x00001000) /* Data transmit in progress */
|
|
#define SDIO_STA_RXACT ((u32)0x00002000) /* Data receive in progress */
|
|
#define SDIO_STA_TXFIFOHE ((u32)0x00004000) /* Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
|
|
#define SDIO_STA_RXFIFOHF ((u32)0x00008000) /* Receive FIFO Half Full: there are at least 8 words in the FIFO */
|
|
#define SDIO_STA_TXFIFOF ((u32)0x00010000) /* Transmit FIFO full */
|
|
#define SDIO_STA_RXFIFOF ((u32)0x00020000) /* Receive FIFO full */
|
|
#define SDIO_STA_TXFIFOE ((u32)0x00040000) /* Transmit FIFO empty */
|
|
#define SDIO_STA_RXFIFOE ((u32)0x00080000) /* Receive FIFO empty */
|
|
#define SDIO_STA_TXDAVL ((u32)0x00100000) /* Data available in transmit FIFO */
|
|
#define SDIO_STA_RXDAVL ((u32)0x00200000) /* Data available in receive FIFO */
|
|
#define SDIO_STA_SDIOIT ((u32)0x00400000) /* SDIO interrupt received */
|
|
#define SDIO_STA_CEATAEND ((u32)0x00800000) /* CE-ATA command completion signal received for CMD61 */
|
|
|
|
|
|
/******************* Bit definition for SDIO_ICR register *******************/
|
|
#define SDIO_ICR_CCRCFAILC ((u32)0x00000001) /* CCRCFAIL flag clear bit */
|
|
#define SDIO_ICR_DCRCFAILC ((u32)0x00000002) /* DCRCFAIL flag clear bit */
|
|
#define SDIO_ICR_CTIMEOUTC ((u32)0x00000004) /* CTIMEOUT flag clear bit */
|
|
#define SDIO_ICR_DTIMEOUTC ((u32)0x00000008) /* DTIMEOUT flag clear bit */
|
|
#define SDIO_ICR_TXUNDERRC ((u32)0x00000010) /* TXUNDERR flag clear bit */
|
|
#define SDIO_ICR_RXOVERRC ((u32)0x00000020) /* RXOVERR flag clear bit */
|
|
#define SDIO_ICR_CMDRENDC ((u32)0x00000040) /* CMDREND flag clear bit */
|
|
#define SDIO_ICR_CMDSENTC ((u32)0x00000080) /* CMDSENT flag clear bit */
|
|
#define SDIO_ICR_DATAENDC ((u32)0x00000100) /* DATAEND flag clear bit */
|
|
#define SDIO_ICR_STBITERRC ((u32)0x00000200) /* STBITERR flag clear bit */
|
|
#define SDIO_ICR_DBCKENDC ((u32)0x00000400) /* DBCKEND flag clear bit */
|
|
#define SDIO_ICR_SDIOITC ((u32)0x00400000) /* SDIOIT flag clear bit */
|
|
#define SDIO_ICR_CEATAENDC ((u32)0x00800000) /* CEATAEND flag clear bit */
|
|
|
|
|
|
/****************** Bit definition for SDIO_MASK register *******************/
|
|
#define SDIO_MASK_CCRCFAILIE ((u32)0x00000001) /* Command CRC Fail Interrupt Enable */
|
|
#define SDIO_MASK_DCRCFAILIE ((u32)0x00000002) /* Data CRC Fail Interrupt Enable */
|
|
#define SDIO_MASK_CTIMEOUTIE ((u32)0x00000004) /* Command TimeOut Interrupt Enable */
|
|
#define SDIO_MASK_DTIMEOUTIE ((u32)0x00000008) /* Data TimeOut Interrupt Enable */
|
|
#define SDIO_MASK_TXUNDERRIE ((u32)0x00000010) /* Tx FIFO UnderRun Error Interrupt Enable */
|
|
#define SDIO_MASK_RXOVERRIE ((u32)0x00000020) /* Rx FIFO OverRun Error Interrupt Enable */
|
|
#define SDIO_MASK_CMDRENDIE ((u32)0x00000040) /* Command Response Received Interrupt Enable */
|
|
#define SDIO_MASK_CMDSENTIE ((u32)0x00000080) /* Command Sent Interrupt Enable */
|
|
#define SDIO_MASK_DATAENDIE ((u32)0x00000100) /* Data End Interrupt Enable */
|
|
#define SDIO_MASK_STBITERRIE ((u32)0x00000200) /* Start Bit Error Interrupt Enable */
|
|
#define SDIO_MASK_DBCKENDIE ((u32)0x00000400) /* Data Block End Interrupt Enable */
|
|
#define SDIO_MASK_CMDACTIE ((u32)0x00000800) /* CCommand Acting Interrupt Enable */
|
|
#define SDIO_MASK_TXACTIE ((u32)0x00001000) /* Data Transmit Acting Interrupt Enable */
|
|
#define SDIO_MASK_RXACTIE ((u32)0x00002000) /* Data receive acting interrupt enabled */
|
|
#define SDIO_MASK_TXFIFOHEIE ((u32)0x00004000) /* Tx FIFO Half Empty interrupt Enable */
|
|
#define SDIO_MASK_RXFIFOHFIE ((u32)0x00008000) /* Rx FIFO Half Full interrupt Enable */
|
|
#define SDIO_MASK_TXFIFOFIE ((u32)0x00010000) /* Tx FIFO Full interrupt Enable */
|
|
#define SDIO_MASK_RXFIFOFIE ((u32)0x00020000) /* Rx FIFO Full interrupt Enable */
|
|
#define SDIO_MASK_TXFIFOEIE ((u32)0x00040000) /* Tx FIFO Empty interrupt Enable */
|
|
#define SDIO_MASK_RXFIFOEIE ((u32)0x00080000) /* Rx FIFO Empty interrupt Enable */
|
|
#define SDIO_MASK_TXDAVLIE ((u32)0x00100000) /* Data available in Tx FIFO interrupt Enable */
|
|
#define SDIO_MASK_RXDAVLIE ((u32)0x00200000) /* Data available in Rx FIFO interrupt Enable */
|
|
#define SDIO_MASK_SDIOITIE ((u32)0x00400000) /* SDIO Mode Interrupt Received interrupt Enable */
|
|
#define SDIO_MASK_CEATAENDIE ((u32)0x00800000) /* CE-ATA command completion signal received Interrupt Enable */
|
|
|
|
|
|
/***************** Bit definition for SDIO_FIFOCNT register *****************/
|
|
#define SDIO_FIFOCNT_FIFOCOUNT ((u32)0x00FFFFFF) /* Remaining number of words to be written to or read from the FIFO */
|
|
|
|
|
|
/****************** Bit definition for SDIO_FIFO register *******************/
|
|
#define SDIO_FIFO_FIFODATA ((u32)0xFFFFFFFF) /* Receive and transmit FIFO data */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* USB */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/* Endpoint-specific registers */
|
|
/******************* Bit definition for USB_EP0R register *******************/
|
|
#define USB_EP0R_EA ((u16)0x000F) /* Endpoint Address */
|
|
|
|
#define USB_EP0R_STAT_TX ((u16)0x0030) /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
|
|
#define USB_EP0R_STAT_TX_0 ((u16)0x0010) /* Bit 0 */
|
|
#define USB_EP0R_STAT_TX_1 ((u16)0x0020) /* Bit 1 */
|
|
|
|
#define USB_EP0R_DTOG_TX ((u16)0x0040) /* Data Toggle, for transmission transfers */
|
|
#define USB_EP0R_CTR_TX ((u16)0x0080) /* Correct Transfer for transmission */
|
|
#define USB_EP0R_EP_KIND ((u16)0x0100) /* Endpoint Kind */
|
|
|
|
#define USB_EP0R_EP_TYPE ((u16)0x0600) /* EP_TYPE[1:0] bits (Endpoint type) */
|
|
#define USB_EP0R_EP_TYPE_0 ((u16)0x0200) /* Bit 0 */
|
|
#define USB_EP0R_EP_TYPE_1 ((u16)0x0400) /* Bit 1 */
|
|
|
|
#define USB_EP0R_SETUP ((u16)0x0800) /* Setup transaction completed */
|
|
|
|
#define USB_EP0R_STAT_RX ((u16)0x3000) /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
|
|
#define USB_EP0R_STAT_RX_0 ((u16)0x1000) /* Bit 0 */
|
|
#define USB_EP0R_STAT_RX_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define USB_EP0R_DTOG_RX ((u16)0x4000) /* Data Toggle, for reception transfers */
|
|
#define USB_EP0R_CTR_RX ((u16)0x8000) /* Correct Transfer for reception */
|
|
|
|
|
|
/******************* Bit definition for USB_EP1R register *******************/
|
|
#define USB_EP1R_EA ((u16)0x000F) /* Endpoint Address */
|
|
|
|
#define USB_EP1R_STAT_TX ((u16)0x0030) /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
|
|
#define USB_EP1R_STAT_TX_0 ((u16)0x0010) /* Bit 0 */
|
|
#define USB_EP1R_STAT_TX_1 ((u16)0x0020) /* Bit 1 */
|
|
|
|
#define USB_EP1R_DTOG_TX ((u16)0x0040) /* Data Toggle, for transmission transfers */
|
|
#define USB_EP1R_CTR_TX ((u16)0x0080) /* Correct Transfer for transmission */
|
|
#define USB_EP1R_EP_KIND ((u16)0x0100) /* Endpoint Kind */
|
|
|
|
#define USB_EP1R_EP_TYPE ((u16)0x0600) /* EP_TYPE[1:0] bits (Endpoint type) */
|
|
#define USB_EP1R_EP_TYPE_0 ((u16)0x0200) /* Bit 0 */
|
|
#define USB_EP1R_EP_TYPE_1 ((u16)0x0400) /* Bit 1 */
|
|
|
|
#define USB_EP1R_SETUP ((u16)0x0800) /* Setup transaction completed */
|
|
|
|
#define USB_EP1R_STAT_RX ((u16)0x3000) /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
|
|
#define USB_EP1R_STAT_RX_0 ((u16)0x1000) /* Bit 0 */
|
|
#define USB_EP1R_STAT_RX_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define USB_EP1R_DTOG_RX ((u16)0x4000) /* Data Toggle, for reception transfers */
|
|
#define USB_EP1R_CTR_RX ((u16)0x8000) /* Correct Transfer for reception */
|
|
|
|
|
|
/******************* Bit definition for USB_EP2R register *******************/
|
|
#define USB_EP2R_EA ((u16)0x000F) /* Endpoint Address */
|
|
|
|
#define USB_EP2R_STAT_TX ((u16)0x0030) /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
|
|
#define USB_EP2R_STAT_TX_0 ((u16)0x0010) /* Bit 0 */
|
|
#define USB_EP2R_STAT_TX_1 ((u16)0x0020) /* Bit 1 */
|
|
|
|
#define USB_EP2R_DTOG_TX ((u16)0x0040) /* Data Toggle, for transmission transfers */
|
|
#define USB_EP2R_CTR_TX ((u16)0x0080) /* Correct Transfer for transmission */
|
|
#define USB_EP2R_EP_KIND ((u16)0x0100) /* Endpoint Kind */
|
|
|
|
#define USB_EP2R_EP_TYPE ((u16)0x0600) /* EP_TYPE[1:0] bits (Endpoint type) */
|
|
#define USB_EP2R_EP_TYPE_0 ((u16)0x0200) /* Bit 0 */
|
|
#define USB_EP2R_EP_TYPE_1 ((u16)0x0400) /* Bit 1 */
|
|
|
|
#define USB_EP2R_SETUP ((u16)0x0800) /* Setup transaction completed */
|
|
|
|
#define USB_EP2R_STAT_RX ((u16)0x3000) /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
|
|
#define USB_EP2R_STAT_RX_0 ((u16)0x1000) /* Bit 0 */
|
|
#define USB_EP2R_STAT_RX_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define USB_EP2R_DTOG_RX ((u16)0x4000) /* Data Toggle, for reception transfers */
|
|
#define USB_EP2R_CTR_RX ((u16)0x8000) /* Correct Transfer for reception */
|
|
|
|
|
|
/******************* Bit definition for USB_EP3R register *******************/
|
|
#define USB_EP3R_EA ((u16)0x000F) /* Endpoint Address */
|
|
|
|
#define USB_EP3R_STAT_TX ((u16)0x0030) /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
|
|
#define USB_EP3R_STAT_TX_0 ((u16)0x0010) /* Bit 0 */
|
|
#define USB_EP3R_STAT_TX_1 ((u16)0x0020) /* Bit 1 */
|
|
|
|
#define USB_EP3R_DTOG_TX ((u16)0x0040) /* Data Toggle, for transmission transfers */
|
|
#define USB_EP3R_CTR_TX ((u16)0x0080) /* Correct Transfer for transmission */
|
|
#define USB_EP3R_EP_KIND ((u16)0x0100) /* Endpoint Kind */
|
|
|
|
#define USB_EP3R_EP_TYPE ((u16)0x0600) /* EP_TYPE[1:0] bits (Endpoint type) */
|
|
#define USB_EP3R_EP_TYPE_0 ((u16)0x0200) /* Bit 0 */
|
|
#define USB_EP3R_EP_TYPE_1 ((u16)0x0400) /* Bit 1 */
|
|
|
|
#define USB_EP3R_SETUP ((u16)0x0800) /* Setup transaction completed */
|
|
|
|
#define USB_EP3R_STAT_RX ((u16)0x3000) /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
|
|
#define USB_EP3R_STAT_RX_0 ((u16)0x1000) /* Bit 0 */
|
|
#define USB_EP3R_STAT_RX_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define USB_EP3R_DTOG_RX ((u16)0x4000) /* Data Toggle, for reception transfers */
|
|
#define USB_EP3R_CTR_RX ((u16)0x8000) /* Correct Transfer for reception */
|
|
|
|
|
|
/******************* Bit definition for USB_EP4R register *******************/
|
|
#define USB_EP4R_EA ((u16)0x000F) /* Endpoint Address */
|
|
|
|
#define USB_EP4R_STAT_TX ((u16)0x0030) /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
|
|
#define USB_EP4R_STAT_TX_0 ((u16)0x0010) /* Bit 0 */
|
|
#define USB_EP4R_STAT_TX_1 ((u16)0x0020) /* Bit 1 */
|
|
|
|
#define USB_EP4R_DTOG_TX ((u16)0x0040) /* Data Toggle, for transmission transfers */
|
|
#define USB_EP4R_CTR_TX ((u16)0x0080) /* Correct Transfer for transmission */
|
|
#define USB_EP4R_EP_KIND ((u16)0x0100) /* Endpoint Kind */
|
|
|
|
#define USB_EP4R_EP_TYPE ((u16)0x0600) /* EP_TYPE[1:0] bits (Endpoint type) */
|
|
#define USB_EP4R_EP_TYPE_0 ((u16)0x0200) /* Bit 0 */
|
|
#define USB_EP4R_EP_TYPE_1 ((u16)0x0400) /* Bit 1 */
|
|
|
|
#define USB_EP4R_SETUP ((u16)0x0800) /* Setup transaction completed */
|
|
|
|
#define USB_EP4R_STAT_RX ((u16)0x3000) /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
|
|
#define USB_EP4R_STAT_RX_0 ((u16)0x1000) /* Bit 0 */
|
|
#define USB_EP4R_STAT_RX_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define USB_EP4R_DTOG_RX ((u16)0x4000) /* Data Toggle, for reception transfers */
|
|
#define USB_EP4R_CTR_RX ((u16)0x8000) /* Correct Transfer for reception */
|
|
|
|
|
|
/******************* Bit definition for USB_EP5R register *******************/
|
|
#define USB_EP5R_EA ((u16)0x000F) /* Endpoint Address */
|
|
|
|
#define USB_EP5R_STAT_TX ((u16)0x0030) /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
|
|
#define USB_EP5R_STAT_TX_0 ((u16)0x0010) /* Bit 0 */
|
|
#define USB_EP5R_STAT_TX_1 ((u16)0x0020) /* Bit 1 */
|
|
|
|
#define USB_EP5R_DTOG_TX ((u16)0x0040) /* Data Toggle, for transmission transfers */
|
|
#define USB_EP5R_CTR_TX ((u16)0x0080) /* Correct Transfer for transmission */
|
|
#define USB_EP5R_EP_KIND ((u16)0x0100) /* Endpoint Kind */
|
|
|
|
#define USB_EP5R_EP_TYPE ((u16)0x0600) /* EP_TYPE[1:0] bits (Endpoint type) */
|
|
#define USB_EP5R_EP_TYPE_0 ((u16)0x0200) /* Bit 0 */
|
|
#define USB_EP5R_EP_TYPE_1 ((u16)0x0400) /* Bit 1 */
|
|
|
|
#define USB_EP5R_SETUP ((u16)0x0800) /* Setup transaction completed */
|
|
|
|
#define USB_EP5R_STAT_RX ((u16)0x3000) /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
|
|
#define USB_EP5R_STAT_RX_0 ((u16)0x1000) /* Bit 0 */
|
|
#define USB_EP5R_STAT_RX_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define USB_EP5R_DTOG_RX ((u16)0x4000) /* Data Toggle, for reception transfers */
|
|
#define USB_EP5R_CTR_RX ((u16)0x8000) /* Correct Transfer for reception */
|
|
|
|
|
|
/******************* Bit definition for USB_EP6R register *******************/
|
|
#define USB_EP6R_EA ((u16)0x000F) /* Endpoint Address */
|
|
|
|
#define USB_EP6R_STAT_TX ((u16)0x0030) /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
|
|
#define USB_EP6R_STAT_TX_0 ((u16)0x0010) /* Bit 0 */
|
|
#define USB_EP6R_STAT_TX_1 ((u16)0x0020) /* Bit 1 */
|
|
|
|
#define USB_EP6R_DTOG_TX ((u16)0x0040) /* Data Toggle, for transmission transfers */
|
|
#define USB_EP6R_CTR_TX ((u16)0x0080) /* Correct Transfer for transmission */
|
|
#define USB_EP6R_EP_KIND ((u16)0x0100) /* Endpoint Kind */
|
|
|
|
#define USB_EP6R_EP_TYPE ((u16)0x0600) /* EP_TYPE[1:0] bits (Endpoint type) */
|
|
#define USB_EP6R_EP_TYPE_0 ((u16)0x0200) /* Bit 0 */
|
|
#define USB_EP6R_EP_TYPE_1 ((u16)0x0400) /* Bit 1 */
|
|
|
|
#define USB_EP6R_SETUP ((u16)0x0800) /* Setup transaction completed */
|
|
|
|
#define USB_EP6R_STAT_RX ((u16)0x3000) /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
|
|
#define USB_EP6R_STAT_RX_0 ((u16)0x1000) /* Bit 0 */
|
|
#define USB_EP6R_STAT_RX_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define USB_EP6R_DTOG_RX ((u16)0x4000) /* Data Toggle, for reception transfers */
|
|
#define USB_EP6R_CTR_RX ((u16)0x8000) /* Correct Transfer for reception */
|
|
|
|
|
|
/******************* Bit definition for USB_EP7R register *******************/
|
|
#define USB_EP7R_EA ((u16)0x000F) /* Endpoint Address */
|
|
|
|
#define USB_EP7R_STAT_TX ((u16)0x0030) /* STAT_TX[1:0] bits (Status bits, for transmission transfers) */
|
|
#define USB_EP7R_STAT_TX_0 ((u16)0x0010) /* Bit 0 */
|
|
#define USB_EP7R_STAT_TX_1 ((u16)0x0020) /* Bit 1 */
|
|
|
|
#define USB_EP7R_DTOG_TX ((u16)0x0040) /* Data Toggle, for transmission transfers */
|
|
#define USB_EP7R_CTR_TX ((u16)0x0080) /* Correct Transfer for transmission */
|
|
#define USB_EP7R_EP_KIND ((u16)0x0100) /* Endpoint Kind */
|
|
|
|
#define USB_EP7R_EP_TYPE ((u16)0x0600) /* EP_TYPE[1:0] bits (Endpoint type) */
|
|
#define USB_EP7R_EP_TYPE_0 ((u16)0x0200) /* Bit 0 */
|
|
#define USB_EP7R_EP_TYPE_1 ((u16)0x0400) /* Bit 1 */
|
|
|
|
#define USB_EP7R_SETUP ((u16)0x0800) /* Setup transaction completed */
|
|
|
|
#define USB_EP7R_STAT_RX ((u16)0x3000) /* STAT_RX[1:0] bits (Status bits, for reception transfers) */
|
|
#define USB_EP7R_STAT_RX_0 ((u16)0x1000) /* Bit 0 */
|
|
#define USB_EP7R_STAT_RX_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define USB_EP7R_DTOG_RX ((u16)0x4000) /* Data Toggle, for reception transfers */
|
|
#define USB_EP7R_CTR_RX ((u16)0x8000) /* Correct Transfer for reception */
|
|
|
|
|
|
/* Common registers */
|
|
/******************* Bit definition for USB_CNTR register *******************/
|
|
#define USB_CNTR_FRES ((u16)0x0001) /* Force USB Reset */
|
|
#define USB_CNTR_PDWN ((u16)0x0002) /* Power down */
|
|
#define USB_CNTR_LP_MODE ((u16)0x0004) /* Low-power mode */
|
|
#define USB_CNTR_FSUSP ((u16)0x0008) /* Force suspend */
|
|
#define USB_CNTR_RESUME ((u16)0x0010) /* Resume request */
|
|
#define USB_CNTR_ESOFM ((u16)0x0100) /* Expected Start Of Frame Interrupt Mask */
|
|
#define USB_CNTR_SOFM ((u16)0x0200) /* Start Of Frame Interrupt Mask */
|
|
#define USB_CNTR_RESETM ((u16)0x0400) /* RESET Interrupt Mask */
|
|
#define USB_CNTR_SUSPM ((u16)0x0800) /* Suspend mode Interrupt Mask */
|
|
#define USB_CNTR_WKUPM ((u16)0x1000) /* Wakeup Interrupt Mask */
|
|
#define USB_CNTR_ERRM ((u16)0x2000) /* Error Interrupt Mask */
|
|
#define USB_CNTR_PMAOVRM ((u16)0x4000) /* Packet Memory Area Over / Underrun Interrupt Mask */
|
|
#define USB_CNTR_CTRM ((u16)0x8000) /* Correct Transfer Interrupt Mask */
|
|
|
|
|
|
/******************* Bit definition for USB_ISTR register *******************/
|
|
#define USB_ISTR_EP_ID ((u16)0x000F) /* Endpoint Identifier */
|
|
#define USB_ISTR_DIR ((u16)0x0010) /* Direction of transaction */
|
|
#define USB_ISTR_ESOF ((u16)0x0100) /* Expected Start Of Frame */
|
|
#define USB_ISTR_SOF ((u16)0x0200) /* Start Of Frame */
|
|
#define USB_ISTR_RESET ((u16)0x0400) /* USB RESET request */
|
|
#define USB_ISTR_SUSP ((u16)0x0800) /* Suspend mode request */
|
|
#define USB_ISTR_WKUP ((u16)0x1000) /* Wake up */
|
|
#define USB_ISTR_ERR ((u16)0x2000) /* Error */
|
|
#define USB_ISTR_PMAOVR ((u16)0x4000) /* Packet Memory Area Over / Underrun */
|
|
#define USB_ISTR_CTR ((u16)0x8000) /* Correct Transfer */
|
|
|
|
|
|
/******************* Bit definition for USB_FNR register ********************/
|
|
#define USB_FNR_FN ((u16)0x07FF) /* Frame Number */
|
|
#define USB_FNR_LSOF ((u16)0x1800) /* Lost SOF */
|
|
#define USB_FNR_LCK ((u16)0x2000) /* Locked */
|
|
#define USB_FNR_RXDM ((u16)0x4000) /* Receive Data - Line Status */
|
|
#define USB_FNR_RXDP ((u16)0x8000) /* Receive Data + Line Status */
|
|
|
|
|
|
/****************** Bit definition for USB_DADDR register *******************/
|
|
#define USB_DADDR_ADD ((u8)0x7F) /* ADD[6:0] bits (Device Address) */
|
|
#define USB_DADDR_ADD0 ((u8)0x01) /* Bit 0 */
|
|
#define USB_DADDR_ADD1 ((u8)0x02) /* Bit 1 */
|
|
#define USB_DADDR_ADD2 ((u8)0x04) /* Bit 2 */
|
|
#define USB_DADDR_ADD3 ((u8)0x08) /* Bit 3 */
|
|
#define USB_DADDR_ADD4 ((u8)0x10) /* Bit 4 */
|
|
#define USB_DADDR_ADD5 ((u8)0x20) /* Bit 5 */
|
|
#define USB_DADDR_ADD6 ((u8)0x40) /* Bit 6 */
|
|
|
|
#define USB_DADDR_EF ((u8)0x80) /* Enable Function */
|
|
|
|
|
|
/****************** Bit definition for USB_BTABLE register ******************/
|
|
#define USB_BTABLE_BTABLE ((u16)0xFFF8) /* Buffer Table */
|
|
|
|
|
|
/* Buffer descriptor table */
|
|
/***************** Bit definition for USB_ADDR0_TX register *****************/
|
|
#define USB_ADDR0_TX_ADDR0_TX ((u16)0xFFFE) /* Transmission Buffer Address 0 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR1_TX register *****************/
|
|
#define USB_ADDR1_TX_ADDR1_TX ((u16)0xFFFE) /* Transmission Buffer Address 1 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR2_TX register *****************/
|
|
#define USB_ADDR2_TX_ADDR2_TX ((u16)0xFFFE) /* Transmission Buffer Address 2 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR3_TX register *****************/
|
|
#define USB_ADDR3_TX_ADDR3_TX ((u16)0xFFFE) /* Transmission Buffer Address 3 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR4_TX register *****************/
|
|
#define USB_ADDR4_TX_ADDR4_TX ((u16)0xFFFE) /* Transmission Buffer Address 4 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR5_TX register *****************/
|
|
#define USB_ADDR5_TX_ADDR5_TX ((u16)0xFFFE) /* Transmission Buffer Address 5 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR6_TX register *****************/
|
|
#define USB_ADDR6_TX_ADDR6_TX ((u16)0xFFFE) /* Transmission Buffer Address 6 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR7_TX register *****************/
|
|
#define USB_ADDR7_TX_ADDR7_TX ((u16)0xFFFE) /* Transmission Buffer Address 7 */
|
|
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT0_TX register ****************/
|
|
#define USB_COUNT0_TX_COUNT0_TX ((u16)0x03FF) /* Transmission Byte Count 0 */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT1_TX register ****************/
|
|
#define USB_COUNT1_TX_COUNT1_TX ((u16)0x03FF) /* Transmission Byte Count 1 */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT2_TX register ****************/
|
|
#define USB_COUNT2_TX_COUNT2_TX ((u16)0x03FF) /* Transmission Byte Count 2 */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT3_TX register ****************/
|
|
#define USB_COUNT3_TX_COUNT3_TX ((u16)0x03FF) /* Transmission Byte Count 3 */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT4_TX register ****************/
|
|
#define USB_COUNT4_TX_COUNT4_TX ((u16)0x03FF) /* Transmission Byte Count 4 */
|
|
|
|
/***************** Bit definition for USB_COUNT5_TX register ****************/
|
|
#define USB_COUNT5_TX_COUNT5_TX ((u16)0x03FF) /* Transmission Byte Count 5 */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT6_TX register ****************/
|
|
#define USB_COUNT6_TX_COUNT6_TX ((u16)0x03FF) /* Transmission Byte Count 6 */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT7_TX register ****************/
|
|
#define USB_COUNT7_TX_COUNT7_TX ((u16)0x03FF) /* Transmission Byte Count 7 */
|
|
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT0_TX_0 register ***************/
|
|
#define USB_COUNT0_TX_0_COUNT0_TX_0 ((u32)0x000003FF) /* Transmission Byte Count 0 (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT0_TX_1 register ***************/
|
|
#define USB_COUNT0_TX_1_COUNT0_TX_1 ((u32)0x03FF0000) /* Transmission Byte Count 0 (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT1_TX_0 register ***************/
|
|
#define USB_COUNT1_TX_0_COUNT1_TX_0 ((u32)0x000003FF) /* Transmission Byte Count 1 (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT1_TX_1 register ***************/
|
|
#define USB_COUNT1_TX_1_COUNT1_TX_1 ((u32)0x03FF0000) /* Transmission Byte Count 1 (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT2_TX_0 register ***************/
|
|
#define USB_COUNT2_TX_0_COUNT2_TX_0 ((u32)0x000003FF) /* Transmission Byte Count 2 (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT2_TX_1 register ***************/
|
|
#define USB_COUNT2_TX_1_COUNT2_TX_1 ((u32)0x03FF0000) /* Transmission Byte Count 2 (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT3_TX_0 register ***************/
|
|
#define USB_COUNT3_TX_0_COUNT3_TX_0 ((u16)0x000003FF) /* Transmission Byte Count 3 (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT3_TX_1 register ***************/
|
|
#define USB_COUNT3_TX_1_COUNT3_TX_1 ((u16)0x03FF0000) /* Transmission Byte Count 3 (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT4_TX_0 register ***************/
|
|
#define USB_COUNT4_TX_0_COUNT4_TX_0 ((u32)0x000003FF) /* Transmission Byte Count 4 (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT4_TX_1 register ***************/
|
|
#define USB_COUNT4_TX_1_COUNT4_TX_1 ((u32)0x03FF0000) /* Transmission Byte Count 4 (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT5_TX_0 register ***************/
|
|
#define USB_COUNT5_TX_0_COUNT5_TX_0 ((u32)0x000003FF) /* Transmission Byte Count 5 (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT5_TX_1 register ***************/
|
|
#define USB_COUNT5_TX_1_COUNT5_TX_1 ((u32)0x03FF0000) /* Transmission Byte Count 5 (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT6_TX_0 register ***************/
|
|
#define USB_COUNT6_TX_0_COUNT6_TX_0 ((u32)0x000003FF) /* Transmission Byte Count 6 (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT6_TX_1 register ***************/
|
|
#define USB_COUNT6_TX_1_COUNT6_TX_1 ((u32)0x03FF0000) /* Transmission Byte Count 6 (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT7_TX_0 register ***************/
|
|
#define USB_COUNT7_TX_0_COUNT7_TX_0 ((u32)0x000003FF) /* Transmission Byte Count 7 (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT7_TX_1 register ***************/
|
|
#define USB_COUNT7_TX_1_COUNT7_TX_1 ((u32)0x03FF0000) /* Transmission Byte Count 7 (high) */
|
|
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR0_RX register *****************/
|
|
#define USB_ADDR0_RX_ADDR0_RX ((u16)0xFFFE) /* Reception Buffer Address 0 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR1_RX register *****************/
|
|
#define USB_ADDR1_RX_ADDR1_RX ((u16)0xFFFE) /* Reception Buffer Address 1 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR2_RX register *****************/
|
|
#define USB_ADDR2_RX_ADDR2_RX ((u16)0xFFFE) /* Reception Buffer Address 2 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR3_RX register *****************/
|
|
#define USB_ADDR3_RX_ADDR3_RX ((u16)0xFFFE) /* Reception Buffer Address 3 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR4_RX register *****************/
|
|
#define USB_ADDR4_RX_ADDR4_RX ((u16)0xFFFE) /* Reception Buffer Address 4 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR5_RX register *****************/
|
|
#define USB_ADDR5_RX_ADDR5_RX ((u16)0xFFFE) /* Reception Buffer Address 5 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR6_RX register *****************/
|
|
#define USB_ADDR6_RX_ADDR6_RX ((u16)0xFFFE) /* Reception Buffer Address 6 */
|
|
|
|
|
|
/***************** Bit definition for USB_ADDR7_RX register *****************/
|
|
#define USB_ADDR7_RX_ADDR7_RX ((u16)0xFFFE) /* Reception Buffer Address 7 */
|
|
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT0_RX register ****************/
|
|
#define USB_COUNT0_RX_COUNT0_RX ((u16)0x03FF) /* Reception Byte Count */
|
|
|
|
#define USB_COUNT0_RX_NUM_BLOCK ((u16)0x7C00) /* NUM_BLOCK[4:0] bits (Number of blocks) */
|
|
#define USB_COUNT0_RX_NUM_BLOCK_0 ((u16)0x0400) /* Bit 0 */
|
|
#define USB_COUNT0_RX_NUM_BLOCK_1 ((u16)0x0800) /* Bit 1 */
|
|
#define USB_COUNT0_RX_NUM_BLOCK_2 ((u16)0x1000) /* Bit 2 */
|
|
#define USB_COUNT0_RX_NUM_BLOCK_3 ((u16)0x2000) /* Bit 3 */
|
|
#define USB_COUNT0_RX_NUM_BLOCK_4 ((u16)0x4000) /* Bit 4 */
|
|
|
|
#define USB_COUNT0_RX_BLSIZE ((u16)0x8000) /* BLock SIZE */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT1_RX register ****************/
|
|
#define USB_COUNT1_RX_COUNT1_RX ((u16)0x03FF) /* Reception Byte Count */
|
|
|
|
#define USB_COUNT1_RX_NUM_BLOCK ((u16)0x7C00) /* NUM_BLOCK[4:0] bits (Number of blocks) */
|
|
#define USB_COUNT1_RX_NUM_BLOCK_0 ((u16)0x0400) /* Bit 0 */
|
|
#define USB_COUNT1_RX_NUM_BLOCK_1 ((u16)0x0800) /* Bit 1 */
|
|
#define USB_COUNT1_RX_NUM_BLOCK_2 ((u16)0x1000) /* Bit 2 */
|
|
#define USB_COUNT1_RX_NUM_BLOCK_3 ((u16)0x2000) /* Bit 3 */
|
|
#define USB_COUNT1_RX_NUM_BLOCK_4 ((u16)0x4000) /* Bit 4 */
|
|
|
|
#define USB_COUNT1_RX_BLSIZE ((u16)0x8000) /* BLock SIZE */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT2_RX register ****************/
|
|
#define USB_COUNT2_RX_COUNT2_RX ((u16)0x03FF) /* Reception Byte Count */
|
|
|
|
#define USB_COUNT2_RX_NUM_BLOCK ((u16)0x7C00) /* NUM_BLOCK[4:0] bits (Number of blocks) */
|
|
#define USB_COUNT2_RX_NUM_BLOCK_0 ((u16)0x0400) /* Bit 0 */
|
|
#define USB_COUNT2_RX_NUM_BLOCK_1 ((u16)0x0800) /* Bit 1 */
|
|
#define USB_COUNT2_RX_NUM_BLOCK_2 ((u16)0x1000) /* Bit 2 */
|
|
#define USB_COUNT2_RX_NUM_BLOCK_3 ((u16)0x2000) /* Bit 3 */
|
|
#define USB_COUNT2_RX_NUM_BLOCK_4 ((u16)0x4000) /* Bit 4 */
|
|
|
|
#define USB_COUNT2_RX_BLSIZE ((u16)0x8000) /* BLock SIZE */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT3_RX register ****************/
|
|
#define USB_COUNT3_RX_COUNT3_RX ((u16)0x03FF) /* Reception Byte Count */
|
|
|
|
#define USB_COUNT3_RX_NUM_BLOCK ((u16)0x7C00) /* NUM_BLOCK[4:0] bits (Number of blocks) */
|
|
#define USB_COUNT3_RX_NUM_BLOCK_0 ((u16)0x0400) /* Bit 0 */
|
|
#define USB_COUNT3_RX_NUM_BLOCK_1 ((u16)0x0800) /* Bit 1 */
|
|
#define USB_COUNT3_RX_NUM_BLOCK_2 ((u16)0x1000) /* Bit 2 */
|
|
#define USB_COUNT3_RX_NUM_BLOCK_3 ((u16)0x2000) /* Bit 3 */
|
|
#define USB_COUNT3_RX_NUM_BLOCK_4 ((u16)0x4000) /* Bit 4 */
|
|
|
|
#define USB_COUNT3_RX_BLSIZE ((u16)0x8000) /* BLock SIZE */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT4_RX register ****************/
|
|
#define USB_COUNT4_RX_COUNT4_RX ((u16)0x03FF) /* Reception Byte Count */
|
|
|
|
#define USB_COUNT4_RX_NUM_BLOCK ((u16)0x7C00) /* NUM_BLOCK[4:0] bits (Number of blocks) */
|
|
#define USB_COUNT4_RX_NUM_BLOCK_0 ((u16)0x0400) /* Bit 0 */
|
|
#define USB_COUNT4_RX_NUM_BLOCK_1 ((u16)0x0800) /* Bit 1 */
|
|
#define USB_COUNT4_RX_NUM_BLOCK_2 ((u16)0x1000) /* Bit 2 */
|
|
#define USB_COUNT4_RX_NUM_BLOCK_3 ((u16)0x2000) /* Bit 3 */
|
|
#define USB_COUNT4_RX_NUM_BLOCK_4 ((u16)0x4000) /* Bit 4 */
|
|
|
|
#define USB_COUNT4_RX_BLSIZE ((u16)0x8000) /* BLock SIZE */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT5_RX register ****************/
|
|
#define USB_COUNT5_RX_COUNT5_RX ((u16)0x03FF) /* Reception Byte Count */
|
|
|
|
#define USB_COUNT5_RX_NUM_BLOCK ((u16)0x7C00) /* NUM_BLOCK[4:0] bits (Number of blocks) */
|
|
#define USB_COUNT5_RX_NUM_BLOCK_0 ((u16)0x0400) /* Bit 0 */
|
|
#define USB_COUNT5_RX_NUM_BLOCK_1 ((u16)0x0800) /* Bit 1 */
|
|
#define USB_COUNT5_RX_NUM_BLOCK_2 ((u16)0x1000) /* Bit 2 */
|
|
#define USB_COUNT5_RX_NUM_BLOCK_3 ((u16)0x2000) /* Bit 3 */
|
|
#define USB_COUNT5_RX_NUM_BLOCK_4 ((u16)0x4000) /* Bit 4 */
|
|
|
|
#define USB_COUNT5_RX_BLSIZE ((u16)0x8000) /* BLock SIZE */
|
|
|
|
/***************** Bit definition for USB_COUNT6_RX register ****************/
|
|
#define USB_COUNT6_RX_COUNT6_RX ((u16)0x03FF) /* Reception Byte Count */
|
|
|
|
#define USB_COUNT6_RX_NUM_BLOCK ((u16)0x7C00) /* NUM_BLOCK[4:0] bits (Number of blocks) */
|
|
#define USB_COUNT6_RX_NUM_BLOCK_0 ((u16)0x0400) /* Bit 0 */
|
|
#define USB_COUNT6_RX_NUM_BLOCK_1 ((u16)0x0800) /* Bit 1 */
|
|
#define USB_COUNT6_RX_NUM_BLOCK_2 ((u16)0x1000) /* Bit 2 */
|
|
#define USB_COUNT6_RX_NUM_BLOCK_3 ((u16)0x2000) /* Bit 3 */
|
|
#define USB_COUNT6_RX_NUM_BLOCK_4 ((u16)0x4000) /* Bit 4 */
|
|
|
|
#define USB_COUNT6_RX_BLSIZE ((u16)0x8000) /* BLock SIZE */
|
|
|
|
|
|
/***************** Bit definition for USB_COUNT7_RX register ****************/
|
|
#define USB_COUNT7_RX_COUNT7_RX ((u16)0x03FF) /* Reception Byte Count */
|
|
|
|
#define USB_COUNT7_RX_NUM_BLOCK ((u16)0x7C00) /* NUM_BLOCK[4:0] bits (Number of blocks) */
|
|
#define USB_COUNT7_RX_NUM_BLOCK_0 ((u16)0x0400) /* Bit 0 */
|
|
#define USB_COUNT7_RX_NUM_BLOCK_1 ((u16)0x0800) /* Bit 1 */
|
|
#define USB_COUNT7_RX_NUM_BLOCK_2 ((u16)0x1000) /* Bit 2 */
|
|
#define USB_COUNT7_RX_NUM_BLOCK_3 ((u16)0x2000) /* Bit 3 */
|
|
#define USB_COUNT7_RX_NUM_BLOCK_4 ((u16)0x4000) /* Bit 4 */
|
|
|
|
#define USB_COUNT7_RX_BLSIZE ((u16)0x8000) /* BLock SIZE */
|
|
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT0_RX_0 register ***************/
|
|
#define USB_COUNT0_RX_0_COUNT0_RX_0 ((u32)0x000003FF) /* Reception Byte Count (low) */
|
|
|
|
#define USB_COUNT0_RX_0_NUM_BLOCK_0 ((u32)0x00007C00) /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
|
|
#define USB_COUNT0_RX_0_NUM_BLOCK_0_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define USB_COUNT0_RX_0_NUM_BLOCK_0_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define USB_COUNT0_RX_0_NUM_BLOCK_0_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define USB_COUNT0_RX_0_NUM_BLOCK_0_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define USB_COUNT0_RX_0_NUM_BLOCK_0_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define USB_COUNT0_RX_0_BLSIZE_0 ((u32)0x00008000) /* BLock SIZE (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT0_RX_1 register ***************/
|
|
#define USB_COUNT0_RX_1_COUNT0_RX_1 ((u32)0x03FF0000) /* Reception Byte Count (high) */
|
|
|
|
#define USB_COUNT0_RX_1_NUM_BLOCK_1 ((u32)0x7C000000) /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
|
|
#define USB_COUNT0_RX_1_NUM_BLOCK_1_0 ((u32)0x04000000) /* Bit 1 */
|
|
#define USB_COUNT0_RX_1_NUM_BLOCK_1_1 ((u32)0x08000000) /* Bit 1 */
|
|
#define USB_COUNT0_RX_1_NUM_BLOCK_1_2 ((u32)0x10000000) /* Bit 2 */
|
|
#define USB_COUNT0_RX_1_NUM_BLOCK_1_3 ((u32)0x20000000) /* Bit 3 */
|
|
#define USB_COUNT0_RX_1_NUM_BLOCK_1_4 ((u32)0x40000000) /* Bit 4 */
|
|
|
|
#define USB_COUNT0_RX_1_BLSIZE_1 ((u32)0x80000000) /* BLock SIZE (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT1_RX_0 register ***************/
|
|
#define USB_COUNT1_RX_0_COUNT1_RX_0 ((u32)0x000003FF) /* Reception Byte Count (low) */
|
|
|
|
#define USB_COUNT1_RX_0_NUM_BLOCK_0 ((u32)0x00007C00) /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
|
|
#define USB_COUNT1_RX_0_NUM_BLOCK_0_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define USB_COUNT1_RX_0_NUM_BLOCK_0_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define USB_COUNT1_RX_0_NUM_BLOCK_0_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define USB_COUNT1_RX_0_NUM_BLOCK_0_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define USB_COUNT1_RX_0_NUM_BLOCK_0_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define USB_COUNT1_RX_0_BLSIZE_0 ((u32)0x00008000) /* BLock SIZE (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT1_RX_1 register ***************/
|
|
#define USB_COUNT1_RX_1_COUNT1_RX_1 ((u32)0x03FF0000) /* Reception Byte Count (high) */
|
|
|
|
#define USB_COUNT1_RX_1_NUM_BLOCK_1 ((u32)0x7C000000) /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
|
|
#define USB_COUNT1_RX_1_NUM_BLOCK_1_0 ((u32)0x04000000) /* Bit 0 */
|
|
#define USB_COUNT1_RX_1_NUM_BLOCK_1_1 ((u32)0x08000000) /* Bit 1 */
|
|
#define USB_COUNT1_RX_1_NUM_BLOCK_1_2 ((u32)0x10000000) /* Bit 2 */
|
|
#define USB_COUNT1_RX_1_NUM_BLOCK_1_3 ((u32)0x20000000) /* Bit 3 */
|
|
#define USB_COUNT1_RX_1_NUM_BLOCK_1_4 ((u32)0x40000000) /* Bit 4 */
|
|
|
|
#define USB_COUNT1_RX_1_BLSIZE_1 ((u32)0x80000000) /* BLock SIZE (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT2_RX_0 register ***************/
|
|
#define USB_COUNT2_RX_0_COUNT2_RX_0 ((u32)0x000003FF) /* Reception Byte Count (low) */
|
|
|
|
#define USB_COUNT2_RX_0_NUM_BLOCK_0 ((u32)0x00007C00) /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
|
|
#define USB_COUNT2_RX_0_NUM_BLOCK_0_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define USB_COUNT2_RX_0_NUM_BLOCK_0_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define USB_COUNT2_RX_0_NUM_BLOCK_0_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define USB_COUNT2_RX_0_NUM_BLOCK_0_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define USB_COUNT2_RX_0_NUM_BLOCK_0_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define USB_COUNT2_RX_0_BLSIZE_0 ((u32)0x00008000) /* BLock SIZE (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT2_RX_1 register ***************/
|
|
#define USB_COUNT2_RX_1_COUNT2_RX_1 ((u32)0x03FF0000) /* Reception Byte Count (high) */
|
|
|
|
#define USB_COUNT2_RX_1_NUM_BLOCK_1 ((u32)0x7C000000) /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
|
|
#define USB_COUNT2_RX_1_NUM_BLOCK_1_0 ((u32)0x04000000) /* Bit 0 */
|
|
#define USB_COUNT2_RX_1_NUM_BLOCK_1_1 ((u32)0x08000000) /* Bit 1 */
|
|
#define USB_COUNT2_RX_1_NUM_BLOCK_1_2 ((u32)0x10000000) /* Bit 2 */
|
|
#define USB_COUNT2_RX_1_NUM_BLOCK_1_3 ((u32)0x20000000) /* Bit 3 */
|
|
#define USB_COUNT2_RX_1_NUM_BLOCK_1_4 ((u32)0x40000000) /* Bit 4 */
|
|
|
|
#define USB_COUNT2_RX_1_BLSIZE_1 ((u32)0x80000000) /* BLock SIZE (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT3_RX_0 register ***************/
|
|
#define USB_COUNT3_RX_0_COUNT3_RX_0 ((u32)0x000003FF) /* Reception Byte Count (low) */
|
|
|
|
#define USB_COUNT3_RX_0_NUM_BLOCK_0 ((u32)0x00007C00) /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
|
|
#define USB_COUNT3_RX_0_NUM_BLOCK_0_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define USB_COUNT3_RX_0_NUM_BLOCK_0_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define USB_COUNT3_RX_0_NUM_BLOCK_0_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define USB_COUNT3_RX_0_NUM_BLOCK_0_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define USB_COUNT3_RX_0_NUM_BLOCK_0_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define USB_COUNT3_RX_0_BLSIZE_0 ((u32)0x00008000) /* BLock SIZE (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT3_RX_1 register ***************/
|
|
#define USB_COUNT3_RX_1_COUNT3_RX_1 ((u32)0x03FF0000) /* Reception Byte Count (high) */
|
|
|
|
#define USB_COUNT3_RX_1_NUM_BLOCK_1 ((u32)0x7C000000) /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
|
|
#define USB_COUNT3_RX_1_NUM_BLOCK_1_0 ((u32)0x04000000) /* Bit 0 */
|
|
#define USB_COUNT3_RX_1_NUM_BLOCK_1_1 ((u32)0x08000000) /* Bit 1 */
|
|
#define USB_COUNT3_RX_1_NUM_BLOCK_1_2 ((u32)0x10000000) /* Bit 2 */
|
|
#define USB_COUNT3_RX_1_NUM_BLOCK_1_3 ((u32)0x20000000) /* Bit 3 */
|
|
#define USB_COUNT3_RX_1_NUM_BLOCK_1_4 ((u32)0x40000000) /* Bit 4 */
|
|
|
|
#define USB_COUNT3_RX_1_BLSIZE_1 ((u32)0x80000000) /* BLock SIZE (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT4_RX_0 register ***************/
|
|
#define USB_COUNT4_RX_0_COUNT4_RX_0 ((u32)0x000003FF) /* Reception Byte Count (low) */
|
|
|
|
#define USB_COUNT4_RX_0_NUM_BLOCK_0 ((u32)0x00007C00) /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
|
|
#define USB_COUNT4_RX_0_NUM_BLOCK_0_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define USB_COUNT4_RX_0_NUM_BLOCK_0_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define USB_COUNT4_RX_0_NUM_BLOCK_0_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define USB_COUNT4_RX_0_NUM_BLOCK_0_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define USB_COUNT4_RX_0_NUM_BLOCK_0_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define USB_COUNT4_RX_0_BLSIZE_0 ((u32)0x00008000) /* BLock SIZE (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT4_RX_1 register ***************/
|
|
#define USB_COUNT4_RX_1_COUNT4_RX_1 ((u32)0x03FF0000) /* Reception Byte Count (high) */
|
|
|
|
#define USB_COUNT4_RX_1_NUM_BLOCK_1 ((u32)0x7C000000) /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
|
|
#define USB_COUNT4_RX_1_NUM_BLOCK_1_0 ((u32)0x04000000) /* Bit 0 */
|
|
#define USB_COUNT4_RX_1_NUM_BLOCK_1_1 ((u32)0x08000000) /* Bit 1 */
|
|
#define USB_COUNT4_RX_1_NUM_BLOCK_1_2 ((u32)0x10000000) /* Bit 2 */
|
|
#define USB_COUNT4_RX_1_NUM_BLOCK_1_3 ((u32)0x20000000) /* Bit 3 */
|
|
#define USB_COUNT4_RX_1_NUM_BLOCK_1_4 ((u32)0x40000000) /* Bit 4 */
|
|
|
|
#define USB_COUNT4_RX_1_BLSIZE_1 ((u32)0x80000000) /* BLock SIZE (high) */
|
|
|
|
|
|
|
|
/**************** Bit definition for USB_COUNT5_RX_0 register ***************/
|
|
#define USB_COUNT5_RX_0_COUNT5_RX_0 ((u32)0x000003FF) /* Reception Byte Count (low) */
|
|
|
|
#define USB_COUNT5_RX_0_NUM_BLOCK_0 ((u32)0x00007C00) /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
|
|
#define USB_COUNT5_RX_0_NUM_BLOCK_0_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define USB_COUNT5_RX_0_NUM_BLOCK_0_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define USB_COUNT5_RX_0_NUM_BLOCK_0_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define USB_COUNT5_RX_0_NUM_BLOCK_0_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define USB_COUNT5_RX_0_NUM_BLOCK_0_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define USB_COUNT5_RX_0_BLSIZE_0 ((u32)0x00008000) /* BLock SIZE (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT5_RX_1 register ***************/
|
|
#define USB_COUNT5_RX_1_COUNT5_RX_1 ((u32)0x03FF0000) /* Reception Byte Count (high) */
|
|
|
|
#define USB_COUNT5_RX_1_NUM_BLOCK_1 ((u32)0x7C000000) /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
|
|
#define USB_COUNT5_RX_1_NUM_BLOCK_1_0 ((u32)0x04000000) /* Bit 0 */
|
|
#define USB_COUNT5_RX_1_NUM_BLOCK_1_1 ((u32)0x08000000) /* Bit 1 */
|
|
#define USB_COUNT5_RX_1_NUM_BLOCK_1_2 ((u32)0x10000000) /* Bit 2 */
|
|
#define USB_COUNT5_RX_1_NUM_BLOCK_1_3 ((u32)0x20000000) /* Bit 3 */
|
|
#define USB_COUNT5_RX_1_NUM_BLOCK_1_4 ((u32)0x40000000) /* Bit 4 */
|
|
|
|
#define USB_COUNT5_RX_1_BLSIZE_1 ((u32)0x80000000) /* BLock SIZE (high) */
|
|
|
|
|
|
|
|
/*************** Bit definition for USB_COUNT6_RX_0 register ***************/
|
|
#define USB_COUNT6_RX_0_COUNT6_RX_0 ((u32)0x000003FF) /* Reception Byte Count (low) */
|
|
|
|
#define USB_COUNT6_RX_0_NUM_BLOCK_0 ((u32)0x00007C00) /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
|
|
#define USB_COUNT6_RX_0_NUM_BLOCK_0_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define USB_COUNT6_RX_0_NUM_BLOCK_0_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define USB_COUNT6_RX_0_NUM_BLOCK_0_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define USB_COUNT6_RX_0_NUM_BLOCK_0_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define USB_COUNT6_RX_0_NUM_BLOCK_0_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define USB_COUNT6_RX_0_BLSIZE_0 ((u32)0x00008000) /* BLock SIZE (low) */
|
|
|
|
/**************** Bit definition for USB_COUNT6_RX_1 register ***************/
|
|
#define USB_COUNT6_RX_1_COUNT6_RX_1 ((u32)0x03FF0000) /* Reception Byte Count (high) */
|
|
|
|
#define USB_COUNT6_RX_1_NUM_BLOCK_1 ((u32)0x7C000000) /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
|
|
#define USB_COUNT6_RX_1_NUM_BLOCK_1_0 ((u32)0x04000000) /* Bit 0 */
|
|
#define USB_COUNT6_RX_1_NUM_BLOCK_1_1 ((u32)0x08000000) /* Bit 1 */
|
|
#define USB_COUNT6_RX_1_NUM_BLOCK_1_2 ((u32)0x10000000) /* Bit 2 */
|
|
#define USB_COUNT6_RX_1_NUM_BLOCK_1_3 ((u32)0x20000000) /* Bit 3 */
|
|
#define USB_COUNT6_RX_1_NUM_BLOCK_1_4 ((u32)0x40000000) /* Bit 4 */
|
|
|
|
#define USB_COUNT6_RX_1_BLSIZE_1 ((u32)0x80000000) /* BLock SIZE (high) */
|
|
|
|
|
|
|
|
/*************** Bit definition for USB_COUNT7_RX_0 register ****************/
|
|
#define USB_COUNT7_RX_0_COUNT7_RX_0 ((u32)0x000003FF) /* Reception Byte Count (low) */
|
|
|
|
#define USB_COUNT7_RX_0_NUM_BLOCK_0 ((u32)0x00007C00) /* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
|
|
#define USB_COUNT7_RX_0_NUM_BLOCK_0_0 ((u32)0x00000400) /* Bit 0 */
|
|
#define USB_COUNT7_RX_0_NUM_BLOCK_0_1 ((u32)0x00000800) /* Bit 1 */
|
|
#define USB_COUNT7_RX_0_NUM_BLOCK_0_2 ((u32)0x00001000) /* Bit 2 */
|
|
#define USB_COUNT7_RX_0_NUM_BLOCK_0_3 ((u32)0x00002000) /* Bit 3 */
|
|
#define USB_COUNT7_RX_0_NUM_BLOCK_0_4 ((u32)0x00004000) /* Bit 4 */
|
|
|
|
#define USB_COUNT7_RX_0_BLSIZE_0 ((u32)0x00008000) /* BLock SIZE (low) */
|
|
|
|
/*************** Bit definition for USB_COUNT7_RX_1 register ****************/
|
|
#define USB_COUNT7_RX_1_COUNT7_RX_1 ((u32)0x03FF0000) /* Reception Byte Count (high) */
|
|
|
|
#define USB_COUNT7_RX_1_NUM_BLOCK_1 ((u32)0x7C000000) /* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
|
|
#define USB_COUNT7_RX_1_NUM_BLOCK_1_0 ((u32)0x04000000) /* Bit 0 */
|
|
#define USB_COUNT7_RX_1_NUM_BLOCK_1_1 ((u32)0x08000000) /* Bit 1 */
|
|
#define USB_COUNT7_RX_1_NUM_BLOCK_1_2 ((u32)0x10000000) /* Bit 2 */
|
|
#define USB_COUNT7_RX_1_NUM_BLOCK_1_3 ((u32)0x20000000) /* Bit 3 */
|
|
#define USB_COUNT7_RX_1_NUM_BLOCK_1_4 ((u32)0x40000000) /* Bit 4 */
|
|
|
|
#define USB_COUNT7_RX_1_BLSIZE_1 ((u32)0x80000000) /* BLock SIZE (high) */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Controller Area Network */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/* CAN control and status registers */
|
|
/******************* Bit definition for CAN_MCR register ********************/
|
|
#define CAN_MCR_INRQ ((u16)0x0001) /* Initialization Request */
|
|
#define CAN_MCR_SLEEP ((u16)0x0002) /* Sleep Mode Request */
|
|
#define CAN_MCR_TXFP ((u16)0x0004) /* Transmit FIFO Priority */
|
|
#define CAN_MCR_RFLM ((u16)0x0008) /* Receive FIFO Locked Mode */
|
|
#define CAN_MCR_NART ((u16)0x0010) /* No Automatic Retransmission */
|
|
#define CAN_MCR_AWUM ((u16)0x0020) /* Automatic Wakeup Mode */
|
|
#define CAN_MCR_ABOM ((u16)0x0040) /* Automatic Bus-Off Management */
|
|
#define CAN_MCR_TTCM ((u16)0x0080) /* Time Triggered Communication Mode */
|
|
#define CAN_MCR_RESET ((u16)0x8000) /* bxCAN software master reset */
|
|
|
|
|
|
/******************* Bit definition for CAN_MSR register ********************/
|
|
#define CAN_MSR_INAK ((u16)0x0001) /* Initialization Acknowledge */
|
|
#define CAN_MSR_SLAK ((u16)0x0002) /* Sleep Acknowledge */
|
|
#define CAN_MSR_ERRI ((u16)0x0004) /* Error Interrupt */
|
|
#define CAN_MSR_WKUI ((u16)0x0008) /* Wakeup Interrupt */
|
|
#define CAN_MSR_SLAKI ((u16)0x0010) /* Sleep Acknowledge Interrupt */
|
|
#define CAN_MSR_TXM ((u16)0x0100) /* Transmit Mode */
|
|
#define CAN_MSR_RXM ((u16)0x0200) /* Receive Mode */
|
|
#define CAN_MSR_SAMP ((u16)0x0400) /* Last Sample Point */
|
|
#define CAN_MSR_RX ((u16)0x0800) /* CAN Rx Signal */
|
|
|
|
|
|
/******************* Bit definition for CAN_TSR register ********************/
|
|
#define CAN_TSR_RQCP0 ((u32)0x00000001) /* Request Completed Mailbox0 */
|
|
#define CAN_TSR_TXOK0 ((u32)0x00000002) /* Transmission OK of Mailbox0 */
|
|
#define CAN_TSR_ALST0 ((u32)0x00000004) /* Arbitration Lost for Mailbox0 */
|
|
#define CAN_TSR_TERR0 ((u32)0x00000008) /* Transmission Error of Mailbox0 */
|
|
#define CAN_TSR_ABRQ0 ((u32)0x00000080) /* Abort Request for Mailbox0 */
|
|
#define CAN_TSR_RQCP1 ((u32)0x00000100) /* Request Completed Mailbox1 */
|
|
#define CAN_TSR_TXOK1 ((u32)0x00000200) /* Transmission OK of Mailbox1 */
|
|
#define CAN_TSR_ALST1 ((u32)0x00000400) /* Arbitration Lost for Mailbox1 */
|
|
#define CAN_TSR_TERR1 ((u32)0x00000800) /* Transmission Error of Mailbox1 */
|
|
#define CAN_TSR_ABRQ1 ((u32)0x00008000) /* Abort Request for Mailbox 1 */
|
|
#define CAN_TSR_RQCP2 ((u32)0x00010000) /* Request Completed Mailbox2 */
|
|
#define CAN_TSR_TXOK2 ((u32)0x00020000) /* Transmission OK of Mailbox 2 */
|
|
#define CAN_TSR_ALST2 ((u32)0x00040000) /* Arbitration Lost for mailbox 2 */
|
|
#define CAN_TSR_TERR2 ((u32)0x00080000) /* Transmission Error of Mailbox 2 */
|
|
#define CAN_TSR_ABRQ2 ((u32)0x00800000) /* Abort Request for Mailbox 2 */
|
|
#define CAN_TSR_CODE ((u32)0x03000000) /* Mailbox Code */
|
|
|
|
#define CAN_TSR_TME ((u32)0x1C000000) /* TME[2:0] bits */
|
|
#define CAN_TSR_TME0 ((u32)0x04000000) /* Transmit Mailbox 0 Empty */
|
|
#define CAN_TSR_TME1 ((u32)0x08000000) /* Transmit Mailbox 1 Empty */
|
|
#define CAN_TSR_TME2 ((u32)0x10000000) /* Transmit Mailbox 2 Empty */
|
|
|
|
#define CAN_TSR_LOW ((u32)0xE0000000) /* LOW[2:0] bits */
|
|
#define CAN_TSR_LOW0 ((u32)0x20000000) /* Lowest Priority Flag for Mailbox 0 */
|
|
#define CAN_TSR_LOW1 ((u32)0x40000000) /* Lowest Priority Flag for Mailbox 1 */
|
|
#define CAN_TSR_LOW2 ((u32)0x80000000) /* Lowest Priority Flag for Mailbox 2 */
|
|
|
|
|
|
/******************* Bit definition for CAN_RF0R register *******************/
|
|
#define CAN_RF0R_FMP0 ((u8)0x03) /* FIFO 0 Message Pending */
|
|
#define CAN_RF0R_FULL0 ((u8)0x08) /* FIFO 0 Full */
|
|
#define CAN_RF0R_FOVR0 ((u8)0x10) /* FIFO 0 Overrun */
|
|
#define CAN_RF0R_RFOM0 ((u8)0x20) /* Release FIFO 0 Output Mailbox */
|
|
|
|
|
|
/******************* Bit definition for CAN_RF1R register *******************/
|
|
#define CAN_RF1R_FMP1 ((u8)0x03) /* FIFO 1 Message Pending */
|
|
#define CAN_RF1R_FULL1 ((u8)0x08) /* FIFO 1 Full */
|
|
#define CAN_RF1R_FOVR1 ((u8)0x10) /* FIFO 1 Overrun */
|
|
#define CAN_RF1R_RFOM1 ((u8)0x20) /* Release FIFO 1 Output Mailbox */
|
|
|
|
|
|
/******************** Bit definition for CAN_IER register *******************/
|
|
#define CAN_IER_TMEIE ((u32)0x00000001) /* Transmit Mailbox Empty Interrupt Enable */
|
|
#define CAN_IER_FMPIE0 ((u32)0x00000002) /* FIFO Message Pending Interrupt Enable */
|
|
#define CAN_IER_FFIE0 ((u32)0x00000004) /* FIFO Full Interrupt Enable */
|
|
#define CAN_IER_FOVIE0 ((u32)0x00000008) /* FIFO Overrun Interrupt Enable */
|
|
#define CAN_IER_FMPIE1 ((u32)0x00000010) /* FIFO Message Pending Interrupt Enable */
|
|
#define CAN_IER_FFIE1 ((u32)0x00000020) /* FIFO Full Interrupt Enable */
|
|
#define CAN_IER_FOVIE1 ((u32)0x00000040) /* FIFO Overrun Interrupt Enable */
|
|
#define CAN_IER_EWGIE ((u32)0x00000100) /* Error Warning Interrupt Enable */
|
|
#define CAN_IER_EPVIE ((u32)0x00000200) /* Error Passive Interrupt Enable */
|
|
#define CAN_IER_BOFIE ((u32)0x00000400) /* Bus-Off Interrupt Enable */
|
|
#define CAN_IER_LECIE ((u32)0x00000800) /* Last Error Code Interrupt Enable */
|
|
#define CAN_IER_ERRIE ((u32)0x00008000) /* Error Interrupt Enable */
|
|
#define CAN_IER_WKUIE ((u32)0x00010000) /* Wakeup Interrupt Enable */
|
|
#define CAN_IER_SLKIE ((u32)0x00020000) /* Sleep Interrupt Enable */
|
|
|
|
|
|
/******************** Bit definition for CAN_ESR register *******************/
|
|
#define CAN_ESR_EWGF ((u32)0x00000001) /* Error Warning Flag */
|
|
#define CAN_ESR_EPVF ((u32)0x00000002) /* Error Passive Flag */
|
|
#define CAN_ESR_BOFF ((u32)0x00000004) /* Bus-Off Flag */
|
|
|
|
#define CAN_ESR_LEC ((u32)0x00000070) /* LEC[2:0] bits (Last Error Code) */
|
|
#define CAN_ESR_LEC_0 ((u32)0x00000010) /* Bit 0 */
|
|
#define CAN_ESR_LEC_1 ((u32)0x00000020) /* Bit 1 */
|
|
#define CAN_ESR_LEC_2 ((u32)0x00000040) /* Bit 2 */
|
|
|
|
#define CAN_ESR_TEC ((u32)0x00FF0000) /* Least significant byte of the 9-bit Transmit Error Counter */
|
|
#define CAN_ESR_REC ((u32)0xFF000000) /* Receive Error Counter */
|
|
|
|
|
|
/******************* Bit definition for CAN_BTR register ********************/
|
|
#define CAN_BTR_BRP ((u32)0x000003FF) /* Baud Rate Prescaler */
|
|
#define CAN_BTR_TS1 ((u32)0x000F0000) /* Time Segment 1 */
|
|
#define CAN_BTR_TS2 ((u32)0x00700000) /* Time Segment 2 */
|
|
#define CAN_BTR_SJW ((u32)0x03000000) /* Resynchronization Jump Width */
|
|
#define CAN_BTR_LBKM ((u32)0x40000000) /* Loop Back Mode (Debug) */
|
|
#define CAN_BTR_SILM ((u32)0x80000000) /* Silent Mode */
|
|
|
|
|
|
/* Mailbox registers */
|
|
/****************** Bit definition for CAN_TI0R register ********************/
|
|
#define CAN_TI0R_TXRQ ((u32)0x00000001) /* Transmit Mailbox Request */
|
|
#define CAN_TI0R_RTR ((u32)0x00000002) /* Remote Transmission Request */
|
|
#define CAN_TI0R_IDE ((u32)0x00000004) /* Identifier Extension */
|
|
#define CAN_TI0R_EXID ((u32)0x001FFFF8) /* Extended Identifier */
|
|
#define CAN_TI0R_STID ((u32)0xFFE00000) /* Standard Identifier or Extended Identifier */
|
|
|
|
|
|
/****************** Bit definition for CAN_TDT0R register *******************/
|
|
#define CAN_TDT0R_DLC ((u32)0x0000000F) /* Data Length Code */
|
|
#define CAN_TDT0R_TGT ((u32)0x00000100) /* Transmit Global Time */
|
|
#define CAN_TDT0R_TIME ((u32)0xFFFF0000) /* Message Time Stamp */
|
|
|
|
|
|
/****************** Bit definition for CAN_TDL0R register *******************/
|
|
#define CAN_TDL0R_DATA0 ((u32)0x000000FF) /* Data byte 0 */
|
|
#define CAN_TDL0R_DATA1 ((u32)0x0000FF00) /* Data byte 1 */
|
|
#define CAN_TDL0R_DATA2 ((u32)0x00FF0000) /* Data byte 2 */
|
|
#define CAN_TDL0R_DATA3 ((u32)0xFF000000) /* Data byte 3 */
|
|
|
|
|
|
/****************** Bit definition for CAN_TDH0R register *******************/
|
|
#define CAN_TDH0R_DATA4 ((u32)0x000000FF) /* Data byte 4 */
|
|
#define CAN_TDH0R_DATA5 ((u32)0x0000FF00) /* Data byte 5 */
|
|
#define CAN_TDH0R_DATA6 ((u32)0x00FF0000) /* Data byte 6 */
|
|
#define CAN_TDH0R_DATA7 ((u32)0xFF000000) /* Data byte 7 */
|
|
|
|
|
|
/******************* Bit definition for CAN_TI1R register *******************/
|
|
#define CAN_TI1R_TXRQ ((u32)0x00000001) /* Transmit Mailbox Request */
|
|
#define CAN_TI1R_RTR ((u32)0x00000002) /* Remote Transmission Request */
|
|
#define CAN_TI1R_IDE ((u32)0x00000004) /* Identifier Extension */
|
|
#define CAN_TI1R_EXID ((u32)0x001FFFF8) /* Extended Identifier */
|
|
#define CAN_TI1R_STID ((u32)0xFFE00000) /* Standard Identifier or Extended Identifier */
|
|
|
|
|
|
/******************* Bit definition for CAN_TDT1R register ******************/
|
|
#define CAN_TDT1R_DLC ((u32)0x0000000F) /* Data Length Code */
|
|
#define CAN_TDT1R_TGT ((u32)0x00000100) /* Transmit Global Time */
|
|
#define CAN_TDT1R_TIME ((u32)0xFFFF0000) /* Message Time Stamp */
|
|
|
|
|
|
/******************* Bit definition for CAN_TDL1R register ******************/
|
|
#define CAN_TDL1R_DATA0 ((u32)0x000000FF) /* Data byte 0 */
|
|
#define CAN_TDL1R_DATA1 ((u32)0x0000FF00) /* Data byte 1 */
|
|
#define CAN_TDL1R_DATA2 ((u32)0x00FF0000) /* Data byte 2 */
|
|
#define CAN_TDL1R_DATA3 ((u32)0xFF000000) /* Data byte 3 */
|
|
|
|
|
|
/******************* Bit definition for CAN_TDH1R register ******************/
|
|
#define CAN_TDH1R_DATA4 ((u32)0x000000FF) /* Data byte 4 */
|
|
#define CAN_TDH1R_DATA5 ((u32)0x0000FF00) /* Data byte 5 */
|
|
#define CAN_TDH1R_DATA6 ((u32)0x00FF0000) /* Data byte 6 */
|
|
#define CAN_TDH1R_DATA7 ((u32)0xFF000000) /* Data byte 7 */
|
|
|
|
|
|
/******************* Bit definition for CAN_TI2R register *******************/
|
|
#define CAN_TI2R_TXRQ ((u32)0x00000001) /* Transmit Mailbox Request */
|
|
#define CAN_TI2R_RTR ((u32)0x00000002) /* Remote Transmission Request */
|
|
#define CAN_TI2R_IDE ((u32)0x00000004) /* Identifier Extension */
|
|
#define CAN_TI2R_EXID ((u32)0x001FFFF8) /* Extended identifier */
|
|
#define CAN_TI2R_STID ((u32)0xFFE00000) /* Standard Identifier or Extended Identifier */
|
|
|
|
|
|
/******************* Bit definition for CAN_TDT2R register ******************/
|
|
#define CAN_TDT2R_DLC ((u32)0x0000000F) /* Data Length Code */
|
|
#define CAN_TDT2R_TGT ((u32)0x00000100) /* Transmit Global Time */
|
|
#define CAN_TDT2R_TIME ((u32)0xFFFF0000) /* Message Time Stamp */
|
|
|
|
|
|
/******************* Bit definition for CAN_TDL2R register ******************/
|
|
#define CAN_TDL2R_DATA0 ((u32)0x000000FF) /* Data byte 0 */
|
|
#define CAN_TDL2R_DATA1 ((u32)0x0000FF00) /* Data byte 1 */
|
|
#define CAN_TDL2R_DATA2 ((u32)0x00FF0000) /* Data byte 2 */
|
|
#define CAN_TDL2R_DATA3 ((u32)0xFF000000) /* Data byte 3 */
|
|
|
|
|
|
/******************* Bit definition for CAN_TDH2R register ******************/
|
|
#define CAN_TDH2R_DATA4 ((u32)0x000000FF) /* Data byte 4 */
|
|
#define CAN_TDH2R_DATA5 ((u32)0x0000FF00) /* Data byte 5 */
|
|
#define CAN_TDH2R_DATA6 ((u32)0x00FF0000) /* Data byte 6 */
|
|
#define CAN_TDH2R_DATA7 ((u32)0xFF000000) /* Data byte 7 */
|
|
|
|
|
|
/******************* Bit definition for CAN_RI0R register *******************/
|
|
#define CAN_RI0R_RTR ((u32)0x00000002) /* Remote Transmission Request */
|
|
#define CAN_RI0R_IDE ((u32)0x00000004) /* Identifier Extension */
|
|
#define CAN_RI0R_EXID ((u32)0x001FFFF8) /* Extended Identifier */
|
|
#define CAN_RI0R_STID ((u32)0xFFE00000) /* Standard Identifier or Extended Identifier */
|
|
|
|
|
|
/******************* Bit definition for CAN_RDT0R register ******************/
|
|
#define CAN_RDT0R_DLC ((u32)0x0000000F) /* Data Length Code */
|
|
#define CAN_RDT0R_FMI ((u32)0x0000FF00) /* Filter Match Index */
|
|
#define CAN_RDT0R_TIME ((u32)0xFFFF0000) /* Message Time Stamp */
|
|
|
|
|
|
/******************* Bit definition for CAN_RDL0R register ******************/
|
|
#define CAN_RDL0R_DATA0 ((u32)0x000000FF) /* Data byte 0 */
|
|
#define CAN_RDL0R_DATA1 ((u32)0x0000FF00) /* Data byte 1 */
|
|
#define CAN_RDL0R_DATA2 ((u32)0x00FF0000) /* Data byte 2 */
|
|
#define CAN_RDL0R_DATA3 ((u32)0xFF000000) /* Data byte 3 */
|
|
|
|
|
|
/******************* Bit definition for CAN_RDH0R register ******************/
|
|
#define CAN_RDH0R_DATA4 ((u32)0x000000FF) /* Data byte 4 */
|
|
#define CAN_RDH0R_DATA5 ((u32)0x0000FF00) /* Data byte 5 */
|
|
#define CAN_RDH0R_DATA6 ((u32)0x00FF0000) /* Data byte 6 */
|
|
#define CAN_RDH0R_DATA7 ((u32)0xFF000000) /* Data byte 7 */
|
|
|
|
|
|
/******************* Bit definition for CAN_RI1R register *******************/
|
|
#define CAN_RI1R_RTR ((u32)0x00000002) /* Remote Transmission Request */
|
|
#define CAN_RI1R_IDE ((u32)0x00000004) /* Identifier Extension */
|
|
#define CAN_RI1R_EXID ((u32)0x001FFFF8) /* Extended identifier */
|
|
#define CAN_RI1R_STID ((u32)0xFFE00000) /* Standard Identifier or Extended Identifier */
|
|
|
|
|
|
/******************* Bit definition for CAN_RDT1R register ******************/
|
|
#define CAN_RDT1R_DLC ((u32)0x0000000F) /* Data Length Code */
|
|
#define CAN_RDT1R_FMI ((u32)0x0000FF00) /* Filter Match Index */
|
|
#define CAN_RDT1R_TIME ((u32)0xFFFF0000) /* Message Time Stamp */
|
|
|
|
|
|
/******************* Bit definition for CAN_RDL1R register ******************/
|
|
#define CAN_RDL1R_DATA0 ((u32)0x000000FF) /* Data byte 0 */
|
|
#define CAN_RDL1R_DATA1 ((u32)0x0000FF00) /* Data byte 1 */
|
|
#define CAN_RDL1R_DATA2 ((u32)0x00FF0000) /* Data byte 2 */
|
|
#define CAN_RDL1R_DATA3 ((u32)0xFF000000) /* Data byte 3 */
|
|
|
|
|
|
/******************* Bit definition for CAN_RDH1R register ******************/
|
|
#define CAN_RDH1R_DATA4 ((u32)0x000000FF) /* Data byte 4 */
|
|
#define CAN_RDH1R_DATA5 ((u32)0x0000FF00) /* Data byte 5 */
|
|
#define CAN_RDH1R_DATA6 ((u32)0x00FF0000) /* Data byte 6 */
|
|
#define CAN_RDH1R_DATA7 ((u32)0xFF000000) /* Data byte 7 */
|
|
|
|
/* CAN filter registers */
|
|
/******************* Bit definition for CAN_FMR register ********************/
|
|
#define CAN_FMR_FINIT ((u8)0x01) /* Filter Init Mode */
|
|
|
|
|
|
/******************* Bit definition for CAN_FM1R register *******************/
|
|
#define CAN_FM1R_FBM ((u16)0x3FFF) /* Filter Mode */
|
|
#define CAN_FM1R_FBM0 ((u16)0x0001) /* Filter Init Mode bit 0 */
|
|
#define CAN_FM1R_FBM1 ((u16)0x0002) /* Filter Init Mode bit 1 */
|
|
#define CAN_FM1R_FBM2 ((u16)0x0004) /* Filter Init Mode bit 2 */
|
|
#define CAN_FM1R_FBM3 ((u16)0x0008) /* Filter Init Mode bit 3 */
|
|
#define CAN_FM1R_FBM4 ((u16)0x0010) /* Filter Init Mode bit 4 */
|
|
#define CAN_FM1R_FBM5 ((u16)0x0020) /* Filter Init Mode bit 5 */
|
|
#define CAN_FM1R_FBM6 ((u16)0x0040) /* Filter Init Mode bit 6 */
|
|
#define CAN_FM1R_FBM7 ((u16)0x0080) /* Filter Init Mode bit 7 */
|
|
#define CAN_FM1R_FBM8 ((u16)0x0100) /* Filter Init Mode bit 8 */
|
|
#define CAN_FM1R_FBM9 ((u16)0x0200) /* Filter Init Mode bit 9 */
|
|
#define CAN_FM1R_FBM10 ((u16)0x0400) /* Filter Init Mode bit 10 */
|
|
#define CAN_FM1R_FBM11 ((u16)0x0800) /* Filter Init Mode bit 11 */
|
|
#define CAN_FM1R_FBM12 ((u16)0x1000) /* Filter Init Mode bit 12 */
|
|
#define CAN_FM1R_FBM13 ((u16)0x2000) /* Filter Init Mode bit 13 */
|
|
|
|
|
|
/******************* Bit definition for CAN_FS1R register *******************/
|
|
#define CAN_FS1R_FSC ((u16)0x3FFF) /* Filter Scale Configuration */
|
|
#define CAN_FS1R_FSC0 ((u16)0x0001) /* Filter Scale Configuration bit 0 */
|
|
#define CAN_FS1R_FSC1 ((u16)0x0002) /* Filter Scale Configuration bit 1 */
|
|
#define CAN_FS1R_FSC2 ((u16)0x0004) /* Filter Scale Configuration bit 2 */
|
|
#define CAN_FS1R_FSC3 ((u16)0x0008) /* Filter Scale Configuration bit 3 */
|
|
#define CAN_FS1R_FSC4 ((u16)0x0010) /* Filter Scale Configuration bit 4 */
|
|
#define CAN_FS1R_FSC5 ((u16)0x0020) /* Filter Scale Configuration bit 5 */
|
|
#define CAN_FS1R_FSC6 ((u16)0x0040) /* Filter Scale Configuration bit 6 */
|
|
#define CAN_FS1R_FSC7 ((u16)0x0080) /* Filter Scale Configuration bit 7 */
|
|
#define CAN_FS1R_FSC8 ((u16)0x0100) /* Filter Scale Configuration bit 8 */
|
|
#define CAN_FS1R_FSC9 ((u16)0x0200) /* Filter Scale Configuration bit 9 */
|
|
#define CAN_FS1R_FSC10 ((u16)0x0400) /* Filter Scale Configuration bit 10 */
|
|
#define CAN_FS1R_FSC11 ((u16)0x0800) /* Filter Scale Configuration bit 11 */
|
|
#define CAN_FS1R_FSC12 ((u16)0x1000) /* Filter Scale Configuration bit 12 */
|
|
#define CAN_FS1R_FSC13 ((u16)0x2000) /* Filter Scale Configuration bit 13 */
|
|
|
|
|
|
/****************** Bit definition for CAN_FFA1R register *******************/
|
|
#define CAN_FFA1R_FFA ((u16)0x3FFF) /* Filter FIFO Assignment */
|
|
#define CAN_FFA1R_FFA0 ((u16)0x0001) /* Filter FIFO Assignment for Filter 0 */
|
|
#define CAN_FFA1R_FFA1 ((u16)0x0002) /* Filter FIFO Assignment for Filter 1 */
|
|
#define CAN_FFA1R_FFA2 ((u16)0x0004) /* Filter FIFO Assignment for Filter 2 */
|
|
#define CAN_FFA1R_FFA3 ((u16)0x0008) /* Filter FIFO Assignment for Filter 3 */
|
|
#define CAN_FFA1R_FFA4 ((u16)0x0010) /* Filter FIFO Assignment for Filter 4 */
|
|
#define CAN_FFA1R_FFA5 ((u16)0x0020) /* Filter FIFO Assignment for Filter 5 */
|
|
#define CAN_FFA1R_FFA6 ((u16)0x0040) /* Filter FIFO Assignment for Filter 6 */
|
|
#define CAN_FFA1R_FFA7 ((u16)0x0080) /* Filter FIFO Assignment for Filter 7 */
|
|
#define CAN_FFA1R_FFA8 ((u16)0x0100) /* Filter FIFO Assignment for Filter 8 */
|
|
#define CAN_FFA1R_FFA9 ((u16)0x0200) /* Filter FIFO Assignment for Filter 9 */
|
|
#define CAN_FFA1R_FFA10 ((u16)0x0400) /* Filter FIFO Assignment for Filter 10 */
|
|
#define CAN_FFA1R_FFA11 ((u16)0x0800) /* Filter FIFO Assignment for Filter 11 */
|
|
#define CAN_FFA1R_FFA12 ((u16)0x1000) /* Filter FIFO Assignment for Filter 12 */
|
|
#define CAN_FFA1R_FFA13 ((u16)0x2000) /* Filter FIFO Assignment for Filter 13 */
|
|
|
|
|
|
/******************* Bit definition for CAN_FA1R register *******************/
|
|
#define CAN_FA1R_FACT ((u16)0x3FFF) /* Filter Active */
|
|
#define CAN_FA1R_FACT0 ((u16)0x0001) /* Filter 0 Active */
|
|
#define CAN_FA1R_FACT1 ((u16)0x0002) /* Filter 1 Active */
|
|
#define CAN_FA1R_FACT2 ((u16)0x0004) /* Filter 2 Active */
|
|
#define CAN_FA1R_FACT3 ((u16)0x0008) /* Filter 3 Active */
|
|
#define CAN_FA1R_FACT4 ((u16)0x0010) /* Filter 4 Active */
|
|
#define CAN_FA1R_FACT5 ((u16)0x0020) /* Filter 5 Active */
|
|
#define CAN_FA1R_FACT6 ((u16)0x0040) /* Filter 6 Active */
|
|
#define CAN_FA1R_FACT7 ((u16)0x0080) /* Filter 7 Active */
|
|
#define CAN_FA1R_FACT8 ((u16)0x0100) /* Filter 8 Active */
|
|
#define CAN_FA1R_FACT9 ((u16)0x0200) /* Filter 9 Active */
|
|
#define CAN_FA1R_FACT10 ((u16)0x0400) /* Filter 10 Active */
|
|
#define CAN_FA1R_FACT11 ((u16)0x0800) /* Filter 11 Active */
|
|
#define CAN_FA1R_FACT12 ((u16)0x1000) /* Filter 12 Active */
|
|
#define CAN_FA1R_FACT13 ((u16)0x2000) /* Filter 13 Active */
|
|
|
|
|
|
/******************* Bit definition for CAN_F0R1 register *******************/
|
|
#define CAN_F0R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F0R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F0R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F0R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F0R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F0R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F0R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F0R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F0R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F0R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F0R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F0R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F0R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F0R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F0R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F0R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F0R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F0R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F0R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F0R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F0R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F0R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F0R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F0R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F0R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F0R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F0R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F0R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F0R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F0R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F0R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F0R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F1R1 register *******************/
|
|
#define CAN_F1R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F1R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F1R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F1R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F1R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F1R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F1R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F1R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F1R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F1R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F1R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F1R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F1R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F1R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F1R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F1R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F1R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F1R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F1R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F1R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F1R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F1R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F1R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F1R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F1R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F1R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F1R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F1R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F1R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F1R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F1R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F1R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F2R1 register *******************/
|
|
#define CAN_F2R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F2R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F2R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F2R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F2R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F2R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F2R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F2R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F2R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F2R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F2R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F2R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F2R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F2R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F2R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F2R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F2R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F2R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F2R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F2R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F2R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F2R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F2R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F2R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F2R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F2R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F2R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F2R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F2R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F2R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F2R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F2R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F3R1 register *******************/
|
|
#define CAN_F3R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F3R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F3R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F3R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F3R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F3R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F3R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F3R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F3R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F3R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F3R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F3R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F3R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F3R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F3R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F3R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F3R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F3R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F3R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F3R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F3R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F3R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F3R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F3R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F3R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F3R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F3R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F3R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F3R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F3R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F3R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F3R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F4R1 register *******************/
|
|
#define CAN_F4R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F4R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F4R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F4R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F4R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F4R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F4R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F4R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F4R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F4R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F4R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F4R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F4R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F4R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F4R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F4R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F4R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F4R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F4R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F4R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F4R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F4R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F4R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F4R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F4R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F4R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F4R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F4R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F4R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F4R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F4R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F4R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F5R1 register *******************/
|
|
#define CAN_F5R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F5R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F5R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F5R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F5R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F5R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F5R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F5R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F5R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F5R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F5R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F5R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F5R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F5R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F5R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F5R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F5R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F5R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F5R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F5R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F5R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F5R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F5R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F5R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F5R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F5R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F5R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F5R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F5R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F5R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F5R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F5R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F6R1 register *******************/
|
|
#define CAN_F6R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F6R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F6R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F6R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F6R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F6R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F6R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F6R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F6R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F6R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F6R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F6R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F6R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F6R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F6R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F6R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F6R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F6R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F6R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F6R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F6R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F6R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F6R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F6R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F6R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F6R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F6R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F6R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F6R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F6R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F6R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F6R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F7R1 register *******************/
|
|
#define CAN_F7R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F7R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F7R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F7R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F7R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F7R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F7R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F7R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F7R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F7R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F7R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F7R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F7R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F7R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F7R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F7R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F7R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F7R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F7R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F7R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F7R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F7R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F7R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F7R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F7R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F7R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F7R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F7R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F7R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F7R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F7R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F7R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F8R1 register *******************/
|
|
#define CAN_F8R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F8R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F8R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F8R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F8R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F8R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F8R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F8R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F8R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F8R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F8R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F8R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F8R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F8R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F8R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F8R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F8R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F8R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F8R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F8R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F8R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F8R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F8R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F8R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F8R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F8R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F8R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F8R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F8R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F8R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F8R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F8R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F9R1 register *******************/
|
|
#define CAN_F9R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F9R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F9R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F9R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F9R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F9R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F9R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F9R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F9R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F9R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F9R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F9R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F9R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F9R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F9R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F9R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F9R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F9R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F9R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F9R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F9R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F9R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F9R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F9R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F9R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F9R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F9R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F9R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F9R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F9R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F9R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F9R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F10R1 register ******************/
|
|
#define CAN_F10R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F10R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F10R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F10R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F10R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F10R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F10R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F10R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F10R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F10R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F10R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F10R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F10R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F10R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F10R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F10R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F10R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F10R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F10R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F10R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F10R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F10R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F10R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F10R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F10R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F10R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F10R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F10R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F10R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F10R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F10R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F10R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F11R1 register ******************/
|
|
#define CAN_F11R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F11R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F11R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F11R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F11R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F11R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F11R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F11R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F11R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F11R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F11R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F11R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F11R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F11R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F11R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F11R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F11R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F11R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F11R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F11R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F11R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F11R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F11R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F11R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F11R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F11R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F11R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F11R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F11R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F11R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F11R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F11R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F12R1 register ******************/
|
|
#define CAN_F12R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F12R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F12R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F12R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F12R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F12R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F12R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F12R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F12R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F12R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F12R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F12R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F12R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F12R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F12R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F12R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F12R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F12R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F12R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F12R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F12R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F12R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F12R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F12R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F12R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F12R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F12R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F12R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F12R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F12R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F12R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F12R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F13R1 register ******************/
|
|
#define CAN_F13R1_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F13R1_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F13R1_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F13R1_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F13R1_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F13R1_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F13R1_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F13R1_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F13R1_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F13R1_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F13R1_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F13R1_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F13R1_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F13R1_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F13R1_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F13R1_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F13R1_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F13R1_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F13R1_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F13R1_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F13R1_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F13R1_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F13R1_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F13R1_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F13R1_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F13R1_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F13R1_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F13R1_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F13R1_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F13R1_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F13R1_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F13R1_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F0R2 register *******************/
|
|
#define CAN_F0R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F0R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F0R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F0R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F0R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F0R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F0R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F0R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F0R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F0R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F0R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F0R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F0R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F0R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F0R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F0R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F0R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F0R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F0R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F0R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F0R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F0R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F0R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F0R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F0R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F0R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F0R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F0R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F0R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F0R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F0R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F0R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F1R2 register *******************/
|
|
#define CAN_F1R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F1R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F1R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F1R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F1R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F1R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F1R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F1R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F1R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F1R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F1R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F1R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F1R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F1R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F1R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F1R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F1R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F1R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F1R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F1R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F1R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F1R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F1R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F1R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F1R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F1R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F1R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F1R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F1R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F1R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F1R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F1R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F2R2 register *******************/
|
|
#define CAN_F2R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F2R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F2R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F2R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F2R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F2R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F2R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F2R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F2R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F2R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F2R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F2R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F2R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F2R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F2R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F2R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F2R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F2R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F2R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F2R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F2R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F2R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F2R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F2R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F2R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F2R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F2R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F2R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F2R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F2R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F2R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F2R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F3R2 register *******************/
|
|
#define CAN_F3R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F3R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F3R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F3R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F3R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F3R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F3R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F3R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F3R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F3R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F3R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F3R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F3R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F3R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F3R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F3R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F3R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F3R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F3R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F3R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F3R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F3R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F3R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F3R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F3R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F3R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F3R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F3R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F3R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F3R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F3R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F3R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F4R2 register *******************/
|
|
#define CAN_F4R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F4R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F4R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F4R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F4R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F4R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F4R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F4R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F4R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F4R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F4R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F4R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F4R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F4R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F4R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F4R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F4R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F4R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F4R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F4R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F4R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F4R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F4R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F4R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F4R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F4R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F4R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F4R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F4R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F4R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F4R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F4R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F5R2 register *******************/
|
|
#define CAN_F5R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F5R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F5R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F5R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F5R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F5R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F5R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F5R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F5R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F5R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F5R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F5R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F5R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F5R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F5R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F5R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F5R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F5R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F5R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F5R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F5R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F5R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F5R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F5R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F5R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F5R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F5R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F5R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F5R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F5R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F5R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F5R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F6R2 register *******************/
|
|
#define CAN_F6R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F6R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F6R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F6R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F6R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F6R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F6R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F6R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F6R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F6R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F6R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F6R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F6R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F6R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F6R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F6R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F6R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F6R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F6R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F6R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F6R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F6R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F6R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F6R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F6R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F6R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F6R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F6R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F6R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F6R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F6R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F6R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F7R2 register *******************/
|
|
#define CAN_F7R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F7R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F7R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F7R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F7R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F7R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F7R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F7R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F7R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F7R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F7R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F7R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F7R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F7R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F7R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F7R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F7R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F7R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F7R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F7R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F7R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F7R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F7R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F7R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F7R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F7R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F7R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F7R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F7R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F7R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F7R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F7R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F8R2 register *******************/
|
|
#define CAN_F8R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F8R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F8R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F8R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F8R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F8R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F8R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F8R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F8R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F8R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F8R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F8R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F8R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F8R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F8R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F8R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F8R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F8R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F8R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F8R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F8R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F8R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F8R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F8R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F8R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F8R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F8R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F8R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F8R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F8R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F8R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F8R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F9R2 register *******************/
|
|
#define CAN_F9R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F9R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F9R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F9R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F9R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F9R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F9R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F9R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F9R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F9R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F9R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F9R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F9R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F9R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F9R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F9R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F9R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F9R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F9R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F9R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F9R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F9R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F9R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F9R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F9R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F9R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F9R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F9R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F9R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F9R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F9R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F9R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F10R2 register ******************/
|
|
#define CAN_F10R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F10R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F10R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F10R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F10R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F10R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F10R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F10R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F10R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F10R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F10R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F10R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F10R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F10R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F10R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F10R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F10R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F10R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F10R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F10R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F10R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F10R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F10R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F10R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F10R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F10R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F10R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F10R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F10R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F10R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F10R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F10R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F11R2 register ******************/
|
|
#define CAN_F11R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F11R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F11R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F11R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F11R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F11R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F11R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F11R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F11R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F11R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F11R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F11R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F11R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F11R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F11R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F11R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F11R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F11R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F11R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F11R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F11R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F11R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F11R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F11R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F11R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F11R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F11R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F11R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F11R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F11R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F11R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F11R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F12R2 register ******************/
|
|
#define CAN_F12R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F12R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F12R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F12R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F12R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F12R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F12R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F12R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F12R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F12R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F12R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F12R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F12R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F12R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F12R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F12R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F12R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F12R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F12R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F12R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F12R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F12R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F12R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F12R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F12R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F12R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F12R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F12R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F12R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F12R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F12R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F12R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
/******************* Bit definition for CAN_F13R2 register ******************/
|
|
#define CAN_F13R2_FB0 ((u32)0x00000001) /* Filter bit 0 */
|
|
#define CAN_F13R2_FB1 ((u32)0x00000002) /* Filter bit 1 */
|
|
#define CAN_F13R2_FB2 ((u32)0x00000004) /* Filter bit 2 */
|
|
#define CAN_F13R2_FB3 ((u32)0x00000008) /* Filter bit 3 */
|
|
#define CAN_F13R2_FB4 ((u32)0x00000010) /* Filter bit 4 */
|
|
#define CAN_F13R2_FB5 ((u32)0x00000020) /* Filter bit 5 */
|
|
#define CAN_F13R2_FB6 ((u32)0x00000040) /* Filter bit 6 */
|
|
#define CAN_F13R2_FB7 ((u32)0x00000080) /* Filter bit 7 */
|
|
#define CAN_F13R2_FB8 ((u32)0x00000100) /* Filter bit 8 */
|
|
#define CAN_F13R2_FB9 ((u32)0x00000200) /* Filter bit 9 */
|
|
#define CAN_F13R2_FB10 ((u32)0x00000400) /* Filter bit 10 */
|
|
#define CAN_F13R2_FB11 ((u32)0x00000800) /* Filter bit 11 */
|
|
#define CAN_F13R2_FB12 ((u32)0x00001000) /* Filter bit 12 */
|
|
#define CAN_F13R2_FB13 ((u32)0x00002000) /* Filter bit 13 */
|
|
#define CAN_F13R2_FB14 ((u32)0x00004000) /* Filter bit 14 */
|
|
#define CAN_F13R2_FB15 ((u32)0x00008000) /* Filter bit 15 */
|
|
#define CAN_F13R2_FB16 ((u32)0x00010000) /* Filter bit 16 */
|
|
#define CAN_F13R2_FB17 ((u32)0x00020000) /* Filter bit 17 */
|
|
#define CAN_F13R2_FB18 ((u32)0x00040000) /* Filter bit 18 */
|
|
#define CAN_F13R2_FB19 ((u32)0x00080000) /* Filter bit 19 */
|
|
#define CAN_F13R2_FB20 ((u32)0x00100000) /* Filter bit 20 */
|
|
#define CAN_F13R2_FB21 ((u32)0x00200000) /* Filter bit 21 */
|
|
#define CAN_F13R2_FB22 ((u32)0x00400000) /* Filter bit 22 */
|
|
#define CAN_F13R2_FB23 ((u32)0x00800000) /* Filter bit 23 */
|
|
#define CAN_F13R2_FB24 ((u32)0x01000000) /* Filter bit 24 */
|
|
#define CAN_F13R2_FB25 ((u32)0x02000000) /* Filter bit 25 */
|
|
#define CAN_F13R2_FB26 ((u32)0x04000000) /* Filter bit 26 */
|
|
#define CAN_F13R2_FB27 ((u32)0x08000000) /* Filter bit 27 */
|
|
#define CAN_F13R2_FB28 ((u32)0x10000000) /* Filter bit 28 */
|
|
#define CAN_F13R2_FB29 ((u32)0x20000000) /* Filter bit 29 */
|
|
#define CAN_F13R2_FB30 ((u32)0x40000000) /* Filter bit 30 */
|
|
#define CAN_F13R2_FB31 ((u32)0x80000000) /* Filter bit 31 */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Serial Peripheral Interface */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for SPI_CR1 register ********************/
|
|
#define SPI_CR1_CPHA ((u16)0x0001) /* Clock Phase */
|
|
#define SPI_CR1_CPOL ((u16)0x0002) /* Clock Polarity */
|
|
#define SPI_CR1_MSTR ((u16)0x0004) /* Master Selection */
|
|
|
|
#define SPI_CR1_BR ((u16)0x0038) /* BR[2:0] bits (Baud Rate Control) */
|
|
#define SPI_CR1_BR_0 ((u16)0x0008) /* Bit 0 */
|
|
#define SPI_CR1_BR_1 ((u16)0x0010) /* Bit 1 */
|
|
#define SPI_CR1_BR_2 ((u16)0x0020) /* Bit 2 */
|
|
|
|
#define SPI_CR1_SPE ((u16)0x0040) /* SPI Enable */
|
|
#define SPI_CR1_LSBFIRST ((u16)0x0080) /* Frame Format */
|
|
#define SPI_CR1_SSI ((u16)0x0100) /* Internal slave select */
|
|
#define SPI_CR1_SSM ((u16)0x0200) /* Software slave management */
|
|
#define SPI_CR1_RXONLY ((u16)0x0400) /* Receive only */
|
|
#define SPI_CR1_DFF ((u16)0x0800) /* Data Frame Format */
|
|
#define SPI_CR1_CRCNEXT ((u16)0x1000) /* Transmit CRC next */
|
|
#define SPI_CR1_CRCEN ((u16)0x2000) /* Hardware CRC calculation enable */
|
|
#define SPI_CR1_BIDIOE ((u16)0x4000) /* Output enable in bidirectional mode */
|
|
#define SPI_CR1_BIDIMODE ((u16)0x8000) /* Bidirectional data mode enable */
|
|
|
|
|
|
/******************* Bit definition for SPI_CR2 register ********************/
|
|
#define SPI_CR2_RXDMAEN ((u8)0x01) /* Rx Buffer DMA Enable */
|
|
#define SPI_CR2_TXDMAEN ((u8)0x02) /* Tx Buffer DMA Enable */
|
|
#define SPI_CR2_SSOE ((u8)0x04) /* SS Output Enable */
|
|
#define SPI_CR2_ERRIE ((u8)0x20) /* Error Interrupt Enable */
|
|
#define SPI_CR2_RXNEIE ((u8)0x40) /* RX buffer Not Empty Interrupt Enable */
|
|
#define SPI_CR2_TXEIE ((u8)0x80) /* Tx buffer Empty Interrupt Enable */
|
|
|
|
|
|
/******************** Bit definition for SPI_SR register ********************/
|
|
#define SPI_SR_RXNE ((u8)0x01) /* Receive buffer Not Empty */
|
|
#define SPI_SR_TXE ((u8)0x02) /* Transmit buffer Empty */
|
|
#define SPI_SR_CHSIDE ((u8)0x04) /* Channel side */
|
|
#define SPI_SR_UDR ((u8)0x08) /* Underrun flag */
|
|
#define SPI_SR_CRCERR ((u8)0x10) /* CRC Error flag */
|
|
#define SPI_SR_MODF ((u8)0x20) /* Mode fault */
|
|
#define SPI_SR_OVR ((u8)0x40) /* Overrun flag */
|
|
#define SPI_SR_BSY ((u8)0x80) /* Busy flag */
|
|
|
|
|
|
/******************** Bit definition for SPI_DR register ********************/
|
|
#define SPI_DR_DR ((u16)0xFFFF) /* Data Register */
|
|
|
|
|
|
/******************* Bit definition for SPI_CRCPR register ******************/
|
|
#define SPI_CRCPR_CRCPOLY ((u16)0xFFFF) /* CRC polynomial register */
|
|
|
|
|
|
/****************** Bit definition for SPI_RXCRCR register ******************/
|
|
#define SPI_RXCRCR_RXCRC ((u16)0xFFFF) /* Rx CRC Register */
|
|
|
|
|
|
/****************** Bit definition for SPI_TXCRCR register ******************/
|
|
#define SPI_TXCRCR_TXCRC ((u16)0xFFFF) /* Tx CRC Register */
|
|
|
|
|
|
/****************** Bit definition for SPI_I2SCFGR register *****************/
|
|
#define SPI_I2SCFGR_CHLEN ((u16)0x0001) /* Channel length (number of bits per audio channel) */
|
|
|
|
#define SPI_I2SCFGR_DATLEN ((u16)0x0006) /* DATLEN[1:0] bits (Data length to be transferred) */
|
|
#define SPI_I2SCFGR_DATLEN_0 ((u16)0x0002) /* Bit 0 */
|
|
#define SPI_I2SCFGR_DATLEN_1 ((u16)0x0004) /* Bit 1 */
|
|
|
|
#define SPI_I2SCFGR_CKPOL ((u16)0x0008) /* steady state clock polarity */
|
|
|
|
#define SPI_I2SCFGR_I2SSTD ((u16)0x0030) /* I2SSTD[1:0] bits (I2S standard selection) */
|
|
#define SPI_I2SCFGR_I2SSTD_0 ((u16)0x0010) /* Bit 0 */
|
|
#define SPI_I2SCFGR_I2SSTD_1 ((u16)0x0020) /* Bit 1 */
|
|
|
|
#define SPI_I2SCFGR_PCMSYNC ((u16)0x0080) /* PCM frame synchronization */
|
|
|
|
#define SPI_I2SCFGR_I2SCFG ((u16)0x0300) /* I2SCFG[1:0] bits (I2S configuration mode) */
|
|
#define SPI_I2SCFGR_I2SCFG_0 ((u16)0x0100) /* Bit 0 */
|
|
#define SPI_I2SCFGR_I2SCFG_1 ((u16)0x0200) /* Bit 1 */
|
|
|
|
#define SPI_I2SCFGR_I2SE ((u16)0x0400) /* I2S Enable */
|
|
#define SPI_I2SCFGR_I2SMOD ((u16)0x0800) /* I2S mode selection */
|
|
|
|
|
|
/****************** Bit definition for SPI_I2SPR register *******************/
|
|
#define SPI_I2SPR_I2SDIV ((u16)0x00FF) /* I2S Linear prescaler */
|
|
#define SPI_I2SPR_ODD ((u16)0x0100) /* Odd factor for the prescaler */
|
|
#define SPI_I2SPR_MCKOE ((u16)0x0200) /* Master Clock Output Enable */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Inter-integrated Circuit Interface */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for I2C_CR1 register ********************/
|
|
#define I2C_CR1_PE ((u16)0x0001) /* Peripheral Enable */
|
|
#define I2C_CR1_SMBUS ((u16)0x0002) /* SMBus Mode */
|
|
#define I2C_CR1_SMBTYPE ((u16)0x0008) /* SMBus Type */
|
|
#define I2C_CR1_ENARP ((u16)0x0010) /* ARP Enable */
|
|
#define I2C_CR1_ENPEC ((u16)0x0020) /* PEC Enable */
|
|
#define I2C_CR1_ENGC ((u16)0x0040) /* General Call Enable */
|
|
#define I2C_CR1_NOSTRETCH ((u16)0x0080) /* Clock Stretching Disable (Slave mode) */
|
|
#define I2C_CR1_START ((u16)0x0100) /* Start Generation */
|
|
#define I2C_CR1_STOP ((u16)0x0200) /* Stop Generation */
|
|
#define I2C_CR1_ACK ((u16)0x0400) /* Acknowledge Enable */
|
|
#define I2C_CR1_POS ((u16)0x0800) /* Acknowledge/PEC Position (for data reception) */
|
|
#define I2C_CR1_PEC ((u16)0x1000) /* Packet Error Checking */
|
|
#define I2C_CR1_ALERT ((u16)0x2000) /* SMBus Alert */
|
|
#define I2C_CR1_SWRST ((u16)0x8000) /* Software Reset */
|
|
|
|
|
|
/******************* Bit definition for I2C_CR2 register ********************/
|
|
#define I2C_CR2_FREQ ((u16)0x003F) /* FREQ[5:0] bits (Peripheral Clock Frequency) */
|
|
#define I2C_CR2_FREQ_0 ((u16)0x0001) /* Bit 0 */
|
|
#define I2C_CR2_FREQ_1 ((u16)0x0002) /* Bit 1 */
|
|
#define I2C_CR2_FREQ_2 ((u16)0x0004) /* Bit 2 */
|
|
#define I2C_CR2_FREQ_3 ((u16)0x0008) /* Bit 3 */
|
|
#define I2C_CR2_FREQ_4 ((u16)0x0010) /* Bit 4 */
|
|
#define I2C_CR2_FREQ_5 ((u16)0x0020) /* Bit 5 */
|
|
|
|
#define I2C_CR2_ITERREN ((u16)0x0100) /* Error Interrupt Enable */
|
|
#define I2C_CR2_ITEVTEN ((u16)0x0200) /* Event Interrupt Enable */
|
|
#define I2C_CR2_ITBUFEN ((u16)0x0400) /* Buffer Interrupt Enable */
|
|
#define I2C_CR2_DMAEN ((u16)0x0800) /* DMA Requests Enable */
|
|
#define I2C_CR2_LAST ((u16)0x1000) /* DMA Last Transfer */
|
|
|
|
|
|
/******************* Bit definition for I2C_OAR1 register *******************/
|
|
#define I2C_OAR1_ADD1_7 ((u16)0x00FE) /* Interface Address */
|
|
#define I2C_OAR1_ADD8_9 ((u16)0x0300) /* Interface Address */
|
|
|
|
#define I2C_OAR1_ADD0 ((u16)0x0001) /* Bit 0 */
|
|
#define I2C_OAR1_ADD1 ((u16)0x0002) /* Bit 1 */
|
|
#define I2C_OAR1_ADD2 ((u16)0x0004) /* Bit 2 */
|
|
#define I2C_OAR1_ADD3 ((u16)0x0008) /* Bit 3 */
|
|
#define I2C_OAR1_ADD4 ((u16)0x0010) /* Bit 4 */
|
|
#define I2C_OAR1_ADD5 ((u16)0x0020) /* Bit 5 */
|
|
#define I2C_OAR1_ADD6 ((u16)0x0040) /* Bit 6 */
|
|
#define I2C_OAR1_ADD7 ((u16)0x0080) /* Bit 7 */
|
|
#define I2C_OAR1_ADD8 ((u16)0x0100) /* Bit 8 */
|
|
#define I2C_OAR1_ADD9 ((u16)0x0200) /* Bit 9 */
|
|
|
|
#define I2C_OAR1_ADDMODE ((u16)0x8000) /* Addressing Mode (Slave mode) */
|
|
|
|
|
|
/******************* Bit definition for I2C_OAR2 register *******************/
|
|
#define I2C_OAR2_ENDUAL ((u8)0x01) /* Dual addressing mode enable */
|
|
#define I2C_OAR2_ADD2 ((u8)0xFE) /* Interface address */
|
|
|
|
|
|
/******************** Bit definition for I2C_DR register ********************/
|
|
#define I2C_DR_DR ((u8)0xFF) /* 8-bit Data Register */
|
|
|
|
|
|
/******************* Bit definition for I2C_SR1 register ********************/
|
|
#define I2C_SR1_SB ((u16)0x0001) /* Start Bit (Master mode) */
|
|
#define I2C_SR1_ADDR ((u16)0x0002) /* Address sent (master mode)/matched (slave mode) */
|
|
#define I2C_SR1_BTF ((u16)0x0004) /* Byte Transfer Finished */
|
|
#define I2C_SR1_ADD10 ((u16)0x0008) /* 10-bit header sent (Master mode) */
|
|
#define I2C_SR1_STOPF ((u16)0x0010) /* Stop detection (Slave mode) */
|
|
#define I2C_SR1_RXNE ((u16)0x0040) /* Data Register not Empty (receivers) */
|
|
#define I2C_SR1_TXE ((u16)0x0080) /* Data Register Empty (transmitters) */
|
|
#define I2C_SR1_BERR ((u16)0x0100) /* Bus Error */
|
|
#define I2C_SR1_ARLO ((u16)0x0200) /* Arbitration Lost (master mode) */
|
|
#define I2C_SR1_AF ((u16)0x0400) /* Acknowledge Failure */
|
|
#define I2C_SR1_OVR ((u16)0x0800) /* Overrun/Underrun */
|
|
#define I2C_SR1_PECERR ((u16)0x1000) /* PEC Error in reception */
|
|
#define I2C_SR1_TIMEOUT ((u16)0x4000) /* Timeout or Tlow Error */
|
|
#define I2C_SR1_SMBALERT ((u16)0x8000) /* SMBus Alert */
|
|
|
|
|
|
/******************* Bit definition for I2C_SR2 register ********************/
|
|
#define I2C_SR2_MSL ((u16)0x0001) /* Master/Slave */
|
|
#define I2C_SR2_BUSY ((u16)0x0002) /* Bus Busy */
|
|
#define I2C_SR2_TRA ((u16)0x0004) /* Transmitter/Receiver */
|
|
#define I2C_SR2_GENCALL ((u16)0x0010) /* General Call Address (Slave mode) */
|
|
#define I2C_SR2_SMBDEFAULT ((u16)0x0020) /* SMBus Device Default Address (Slave mode) */
|
|
#define I2C_SR2_SMBHOST ((u16)0x0040) /* SMBus Host Header (Slave mode) */
|
|
#define I2C_SR2_DUALF ((u16)0x0080) /* Dual Flag (Slave mode) */
|
|
#define I2C_SR2_PEC ((u16)0xFF00) /* Packet Error Checking Register */
|
|
|
|
|
|
/******************* Bit definition for I2C_CCR register ********************/
|
|
#define I2C_CCR_CCR ((u16)0x0FFF) /* Clock Control Register in Fast/Standard mode (Master mode) */
|
|
#define I2C_CCR_DUTY ((u16)0x4000) /* Fast Mode Duty Cycle */
|
|
#define I2C_CCR_FS ((u16)0x8000) /* I2C Master Mode Selection */
|
|
|
|
|
|
/****************** Bit definition for I2C_TRISE register *******************/
|
|
#define I2C_TRISE_TRISE ((u8)0x3F) /* Maximum Rise Time in Fast/Standard mode (Master mode) */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Universal Synchronous Asynchronous Receiver Transmitter */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for USART_SR register *******************/
|
|
#define USART_SR_PE ((u16)0x0001) /* Parity Error */
|
|
#define USART_SR_FE ((u16)0x0002) /* Framing Error */
|
|
#define USART_SR_NE ((u16)0x0004) /* Noise Error Flag */
|
|
#define USART_SR_ORE ((u16)0x0008) /* OverRun Error */
|
|
#define USART_SR_IDLE ((u16)0x0010) /* IDLE line detected */
|
|
#define USART_SR_RXNE ((u16)0x0020) /* Read Data Register Not Empty */
|
|
#define USART_SR_TC ((u16)0x0040) /* Transmission Complete */
|
|
#define USART_SR_TXE ((u16)0x0080) /* Transmit Data Register Empty */
|
|
#define USART_SR_LBD ((u16)0x0100) /* LIN Break Detection Flag */
|
|
#define USART_SR_CTS ((u16)0x0200) /* CTS Flag */
|
|
|
|
|
|
/******************* Bit definition for USART_DR register *******************/
|
|
#define USART_DR_DR ((u16)0x01FF) /* Data value */
|
|
|
|
|
|
/****************** Bit definition for USART_BRR register *******************/
|
|
#define USART_BRR_DIV_Fraction ((u16)0x000F) /* Fraction of USARTDIV */
|
|
#define USART_BRR_DIV_Mantissa ((u16)0xFFF0) /* Mantissa of USARTDIV */
|
|
|
|
|
|
/****************** Bit definition for USART_CR1 register *******************/
|
|
#define USART_CR1_SBK ((u16)0x0001) /* Send Break */
|
|
#define USART_CR1_RWU ((u16)0x0002) /* Receiver wakeup */
|
|
#define USART_CR1_RE ((u16)0x0004) /* Receiver Enable */
|
|
#define USART_CR1_TE ((u16)0x0008) /* Transmitter Enable */
|
|
#define USART_CR1_IDLEIE ((u16)0x0010) /* IDLE Interrupt Enable */
|
|
#define USART_CR1_RXNEIE ((u16)0x0020) /* RXNE Interrupt Enable */
|
|
#define USART_CR1_TCIE ((u16)0x0040) /* Transmission Complete Interrupt Enable */
|
|
#define USART_CR1_TXEIE ((u16)0x0080) /* PE Interrupt Enable */
|
|
#define USART_CR1_PEIE ((u16)0x0100) /* PE Interrupt Enable */
|
|
#define USART_CR1_PS ((u16)0x0200) /* Parity Selection */
|
|
#define USART_CR1_PCE ((u16)0x0400) /* Parity Control Enable */
|
|
#define USART_CR1_WAKE ((u16)0x0800) /* Wakeup method */
|
|
#define USART_CR1_M ((u16)0x1000) /* Word length */
|
|
#define USART_CR1_UE ((u16)0x2000) /* USART Enable */
|
|
|
|
|
|
/****************** Bit definition for USART_CR2 register *******************/
|
|
#define USART_CR2_ADD ((u16)0x000F) /* Address of the USART node */
|
|
#define USART_CR2_LBDL ((u16)0x0020) /* LIN Break Detection Length */
|
|
#define USART_CR2_LBDIE ((u16)0x0040) /* LIN Break Detection Interrupt Enable */
|
|
#define USART_CR2_LBCL ((u16)0x0100) /* Last Bit Clock pulse */
|
|
#define USART_CR2_CPHA ((u16)0x0200) /* Clock Phase */
|
|
#define USART_CR2_CPOL ((u16)0x0400) /* Clock Polarity */
|
|
#define USART_CR2_CLKEN ((u16)0x0800) /* Clock Enable */
|
|
|
|
#define USART_CR2_STOP ((u16)0x3000) /* STOP[1:0] bits (STOP bits) */
|
|
#define USART_CR2_STOP_0 ((u16)0x1000) /* Bit 0 */
|
|
#define USART_CR2_STOP_1 ((u16)0x2000) /* Bit 1 */
|
|
|
|
#define USART_CR2_LINEN ((u16)0x4000) /* LIN mode enable */
|
|
|
|
|
|
/****************** Bit definition for USART_CR3 register *******************/
|
|
#define USART_CR3_EIE ((u16)0x0001) /* Error Interrupt Enable */
|
|
#define USART_CR3_IREN ((u16)0x0002) /* IrDA mode Enable */
|
|
#define USART_CR3_IRLP ((u16)0x0004) /* IrDA Low-Power */
|
|
#define USART_CR3_HDSEL ((u16)0x0008) /* Half-Duplex Selection */
|
|
#define USART_CR3_NACK ((u16)0x0010) /* Smartcard NACK enable */
|
|
#define USART_CR3_SCEN ((u16)0x0020) /* Smartcard mode enable */
|
|
#define USART_CR3_DMAR ((u16)0x0040) /* DMA Enable Receiver */
|
|
#define USART_CR3_DMAT ((u16)0x0080) /* DMA Enable Transmitter */
|
|
#define USART_CR3_RTSE ((u16)0x0100) /* RTS Enable */
|
|
#define USART_CR3_CTSE ((u16)0x0200) /* CTS Enable */
|
|
#define USART_CR3_CTSIE ((u16)0x0400) /* CTS Interrupt Enable */
|
|
|
|
|
|
/****************** Bit definition for USART_GTPR register ******************/
|
|
#define USART_GTPR_PSC ((u16)0x00FF) /* PSC[7:0] bits (Prescaler value) */
|
|
#define USART_GTPR_PSC_0 ((u16)0x0001) /* Bit 0 */
|
|
#define USART_GTPR_PSC_1 ((u16)0x0002) /* Bit 1 */
|
|
#define USART_GTPR_PSC_2 ((u16)0x0004) /* Bit 2 */
|
|
#define USART_GTPR_PSC_3 ((u16)0x0008) /* Bit 3 */
|
|
#define USART_GTPR_PSC_4 ((u16)0x0010) /* Bit 4 */
|
|
#define USART_GTPR_PSC_5 ((u16)0x0020) /* Bit 5 */
|
|
#define USART_GTPR_PSC_6 ((u16)0x0040) /* Bit 6 */
|
|
#define USART_GTPR_PSC_7 ((u16)0x0080) /* Bit 7 */
|
|
|
|
#define USART_GTPR_GT ((u16)0xFF00) /* Guard time value */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* Debug MCU */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/**************** Bit definition for DBGMCU_IDCODE register *****************/
|
|
#define DBGMCU_IDCODE_DEV_ID ((u32)0x00000FFF) /* Device Identifier */
|
|
|
|
#define DBGMCU_IDCODE_REV_ID ((u32)0xFFFF0000) /* REV_ID[15:0] bits (Revision Identifier) */
|
|
#define DBGMCU_IDCODE_REV_ID_0 ((u32)0x00010000) /* Bit 0 */
|
|
#define DBGMCU_IDCODE_REV_ID_1 ((u32)0x00020000) /* Bit 1 */
|
|
#define DBGMCU_IDCODE_REV_ID_2 ((u32)0x00040000) /* Bit 2 */
|
|
#define DBGMCU_IDCODE_REV_ID_3 ((u32)0x00080000) /* Bit 3 */
|
|
#define DBGMCU_IDCODE_REV_ID_4 ((u32)0x00100000) /* Bit 4 */
|
|
#define DBGMCU_IDCODE_REV_ID_5 ((u32)0x00200000) /* Bit 5 */
|
|
#define DBGMCU_IDCODE_REV_ID_6 ((u32)0x00400000) /* Bit 6 */
|
|
#define DBGMCU_IDCODE_REV_ID_7 ((u32)0x00800000) /* Bit 7 */
|
|
#define DBGMCU_IDCODE_REV_ID_8 ((u32)0x01000000) /* Bit 8 */
|
|
#define DBGMCU_IDCODE_REV_ID_9 ((u32)0x02000000) /* Bit 9 */
|
|
#define DBGMCU_IDCODE_REV_ID_10 ((u32)0x04000000) /* Bit 10 */
|
|
#define DBGMCU_IDCODE_REV_ID_11 ((u32)0x08000000) /* Bit 11 */
|
|
#define DBGMCU_IDCODE_REV_ID_12 ((u32)0x10000000) /* Bit 12 */
|
|
#define DBGMCU_IDCODE_REV_ID_13 ((u32)0x20000000) /* Bit 13 */
|
|
#define DBGMCU_IDCODE_REV_ID_14 ((u32)0x40000000) /* Bit 14 */
|
|
#define DBGMCU_IDCODE_REV_ID_15 ((u32)0x80000000) /* Bit 15 */
|
|
|
|
|
|
/****************** Bit definition for DBGMCU_CR register *******************/
|
|
#define DBGMCU_CR_DBG_SLEEP ((u32)0x00000001) /* Debug Sleep Mode */
|
|
#define DBGMCU_CR_DBG_STOP ((u32)0x00000002) /* Debug Stop Mode */
|
|
#define DBGMCU_CR_DBG_STANDBY ((u32)0x00000004) /* Debug Standby mode */
|
|
#define DBGMCU_CR_TRACE_IOEN ((u32)0x00000020) /* Trace Pin Assignment Control */
|
|
|
|
#define DBGMCU_CR_TRACE_MODE ((u32)0x000000C0) /* TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */
|
|
#define DBGMCU_CR_TRACE_MODE_0 ((u32)0x00000040) /* Bit 0 */
|
|
#define DBGMCU_CR_TRACE_MODE_1 ((u32)0x00000080) /* Bit 1 */
|
|
|
|
#define DBGMCU_CR_DBG_IWDG_STOP ((u32)0x00000100) /* Debug Independent Watchdog stopped when Core is halted */
|
|
#define DBGMCU_CR_DBG_WWDG_STOP ((u32)0x00000200) /* Debug Window Watchdog stopped when Core is halted */
|
|
#define DBGMCU_CR_DBG_TIM1_STOP ((u32)0x00000400) /* TIM1 counter stopped when core is halted */
|
|
#define DBGMCU_CR_DBG_TIM2_STOP ((u32)0x00000800) /* TIM2 counter stopped when core is halted */
|
|
#define DBGMCU_CR_DBG_TIM3_STOP ((u32)0x00001000) /* TIM3 counter stopped when core is halted */
|
|
#define DBGMCU_CR_DBG_TIM4_STOP ((u32)0x00002000) /* TIM4 counter stopped when core is halted */
|
|
#define DBGMCU_CR_DBG_CAN_STOP ((u32)0x00004000) /* Debug CAN stopped when Core is halted */
|
|
#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT ((u32)0x00008000) /* SMBUS timeout mode stopped when Core is halted */
|
|
#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT ((u32)0x00010000) /* SMBUS timeout mode stopped when Core is halted */
|
|
#define DBGMCU_CR_DBG_TIM5_STOP ((u32)0x00020000) /* TIM5 counter stopped when core is halted */
|
|
#define DBGMCU_CR_DBG_TIM6_STOP ((u32)0x00040000) /* TIM6 counter stopped when core is halted */
|
|
#define DBGMCU_CR_DBG_TIM7_STOP ((u32)0x00080000) /* TIM7 counter stopped when core is halted */
|
|
#define DBGMCU_CR_DBG_TIM8_STOP ((u32)0x00100000) /* TIM8 counter stopped when core is halted */
|
|
|
|
|
|
|
|
/******************************************************************************/
|
|
/* */
|
|
/* FLASH and Option Bytes Registers */
|
|
/* */
|
|
/******************************************************************************/
|
|
|
|
/******************* Bit definition for FLASH_ACR register ******************/
|
|
#define FLASH_ACR_LATENCY ((u8)0x07) /* LATENCY[2:0] bits (Latency) */
|
|
#define FLASH_ACR_LATENCY_0 ((u8)0x01) /* Bit 0 */
|
|
#define FLASH_ACR_LATENCY_1 ((u8)0x02) /* Bit 1 */
|
|
#define FLASH_ACR_LATENCY_2 ((u8)0x04) /* Bit 2 */
|
|
|
|
#define FLASH_ACR_HLFCYA ((u8)0x08) /* Flash Half Cycle Access Enable */
|
|
#define FLASH_ACR_PRFTBE ((u8)0x10) /* Prefetch Buffer Enable */
|
|
#define FLASH_ACR_PRFTBS ((u8)0x20) /* Prefetch Buffer Status */
|
|
|
|
|
|
/****************** Bit definition for FLASH_KEYR register ******************/
|
|
#define FLASH_KEYR_FKEYR ((u32)0xFFFFFFFF) /* FPEC Key */
|
|
|
|
|
|
/***************** Bit definition for FLASH_OPTKEYR register ****************/
|
|
#define FLASH_OPTKEYR_OPTKEYR ((u32)0xFFFFFFFF) /* Option Byte Key */
|
|
|
|
|
|
/****************** Bit definition for FLASH_SR register *******************/
|
|
#define FLASH_SR_BSY ((u8)0x01) /* Busy */
|
|
#define FLASH_SR_PGERR ((u8)0x04) /* Programming Error */
|
|
#define FLASH_SR_WRPRTERR ((u8)0x10) /* Write Protection Error */
|
|
#define FLASH_SR_EOP ((u8)0x20) /* End of operation */
|
|
|
|
|
|
/******************* Bit definition for FLASH_CR register *******************/
|
|
#define FLASH_CR_PG ((u16)0x0001) /* Programming */
|
|
#define FLASH_CR_PER ((u16)0x0002) /* Page Erase */
|
|
#define FLASH_CR_MER ((u16)0x0004) /* Mass Erase */
|
|
#define FLASH_CR_OPTPG ((u16)0x0010) /* Option Byte Programming */
|
|
#define FLASH_CR_OPTER ((u16)0x0020) /* Option Byte Erase */
|
|
#define FLASH_CR_STRT ((u16)0x0040) /* Start */
|
|
#define FLASH_CR_LOCK ((u16)0x0080) /* Lock */
|
|
#define FLASH_CR_OPTWRE ((u16)0x0200) /* Option Bytes Write Enable */
|
|
#define FLASH_CR_ERRIE ((u16)0x0400) /* Error Interrupt Enable */
|
|
#define FLASH_CR_EOPIE ((u16)0x1000) /* End of operation interrupt enable */
|
|
|
|
|
|
/******************* Bit definition for FLASH_AR register *******************/
|
|
#define FLASH_AR_FAR ((u32)0xFFFFFFFF) /* Flash Address */
|
|
|
|
|
|
/****************** Bit definition for FLASH_OBR register *******************/
|
|
#define FLASH_OBR_OPTERR ((u16)0x0001) /* Option Byte Error */
|
|
#define FLASH_OBR_RDPRT ((u16)0x0002) /* Read protection */
|
|
|
|
#define FLASH_OBR_USER ((u16)0x03FC) /* User Option Bytes */
|
|
#define FLASH_OBR_WDG_SW ((u16)0x0004) /* WDG_SW */
|
|
#define FLASH_OBR_nRST_STOP ((u16)0x0008) /* nRST_STOP */
|
|
#define FLASH_OBR_nRST_STDBY ((u16)0x0010) /* nRST_STDBY */
|
|
#define FLASH_OBR_Notused ((u16)0x03E0) /* Not used */
|
|
|
|
|
|
/****************** Bit definition for FLASH_WRPR register ******************/
|
|
#define FLASH_WRPR_WRP ((u32)0xFFFFFFFF) /* Write Protect */
|
|
|
|
|
|
/*----------------------------------------------------------------------------*/
|
|
|
|
|
|
/****************** Bit definition for FLASH_RDP register *******************/
|
|
#define FLASH_RDP_RDP ((u32)0x000000FF) /* Read protection option byte */
|
|
#define FLASH_RDP_nRDP ((u32)0x0000FF00) /* Read protection complemented option byte */
|
|
|
|
|
|
/****************** Bit definition for FLASH_USER register ******************/
|
|
#define FLASH_USER_USER ((u32)0x00FF0000) /* User option byte */
|
|
#define FLASH_USER_nUSER ((u32)0xFF000000) /* User complemented option byte */
|
|
|
|
|
|
/****************** Bit definition for FLASH_Data0 register *****************/
|
|
#define FLASH_Data0_Data0 ((u32)0x000000FF) /* User data storage option byte */
|
|
#define FLASH_Data0_nData0 ((u32)0x0000FF00) /* User data storage complemented option byte */
|
|
|
|
|
|
/****************** Bit definition for FLASH_Data1 register *****************/
|
|
#define FLASH_Data1_Data1 ((u32)0x00FF0000) /* User data storage option byte */
|
|
#define FLASH_Data1_nData1 ((u32)0xFF000000) /* User data storage complemented option byte */
|
|
|
|
|
|
/****************** Bit definition for FLASH_WRP0 register ******************/
|
|
#define FLASH_WRP0_WRP0 ((u32)0x000000FF) /* Flash memory write protection option bytes */
|
|
#define FLASH_WRP0_nWRP0 ((u32)0x0000FF00) /* Flash memory write protection complemented option bytes */
|
|
|
|
|
|
/****************** Bit definition for FLASH_WRP1 register ******************/
|
|
#define FLASH_WRP1_WRP1 ((u32)0x00FF0000) /* Flash memory write protection option bytes */
|
|
#define FLASH_WRP1_nWRP1 ((u32)0xFF000000) /* Flash memory write protection complemented option bytes */
|
|
|
|
|
|
/****************** Bit definition for FLASH_WRP2 register ******************/
|
|
#define FLASH_WRP2_WRP2 ((u32)0x000000FF) /* Flash memory write protection option bytes */
|
|
#define FLASH_WRP2_nWRP2 ((u32)0x0000FF00) /* Flash memory write protection complemented option bytes */
|
|
|
|
|
|
/****************** Bit definition for FLASH_WRP3 register ******************/
|
|
#define FLASH_WRP3_WRP3 ((u32)0x00FF0000) /* Flash memory write protection option bytes */
|
|
#define FLASH_WRP3_nWRP3 ((u32)0xFF000000) /* Flash memory write protection complemented option bytes */
|
|
|
|
|
|
/* Exported macro ------------------------------------------------------------*/
|
|
#define SET_BIT(REG, BIT) ((REG) |= (BIT))
|
|
|
|
#define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT))
|
|
|
|
#define READ_BIT(REG, BIT) ((REG) & (BIT))
|
|
|
|
#define CLEAR_REG(REG) ((REG) = 0x0)
|
|
|
|
#define WRITE_REG(REG, VAL) ((REG) = VAL)
|
|
|
|
#define READ_REG(REG) ((REG))
|
|
|
|
#define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~CLEARMASK)) | (SETMASK)))
|
|
|
|
/* Exported functions ------------------------------------------------------- */
|
|
|
|
#endif /* __STM32F10x_MAP_H */
|
|
|
|
/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
|