138 lines
4.4 KiB
C
138 lines
4.4 KiB
C
#include <mc1322x.h>
|
|
#include <board.h>
|
|
|
|
#include "tests.h"
|
|
#include "config.h"
|
|
|
|
void main(void) {
|
|
|
|
uart_init(INC,MOD,SAMP);
|
|
|
|
*mem32(0x00401ffc) = 0x01234567;
|
|
*mem32(0x00407ffc) = 0xdeadbeef;
|
|
*mem32(0x0040fffc) = 0xface00ff;
|
|
*mem32(0x00410000) = 0xabcd0123;
|
|
|
|
putstr("sleep test\n\r");
|
|
putstr("0x00401ffc: ");
|
|
put_hex32(*mem32(0x00401ffc));
|
|
putstr("\r\n");
|
|
putstr("0x00407ffc: ");
|
|
put_hex32(*mem32(0x00407ffc));
|
|
putstr("\r\n");
|
|
putstr("0x0040fffc: ");
|
|
put_hex32(*mem32(0x0040fffc));
|
|
putstr("\r\n");
|
|
putstr("0x00410000: ");
|
|
put_hex32(*mem32(0x00410000));
|
|
putstr("\r\n");
|
|
|
|
/* radio must be OFF before sleeping */
|
|
/* otherwise MCU will not wake up properly */
|
|
/* this is undocumented behavior */
|
|
// radio_off();
|
|
|
|
#if USE_32KHZ
|
|
/* turn on the 32kHz crystal */
|
|
putstr("enabling 32kHz crystal\n\r");
|
|
/* you have to hold it's hand with this on */
|
|
/* once you start the 32xHz crystal it can only be stopped with a reset (hard or soft) */
|
|
/* first, disable the ring osc */
|
|
clear_bit(*CRM_RINGOSC_CNTL,0);
|
|
/* enable the 32kHZ crystal */
|
|
set_bit(*CRM_XTAL32_CNTL,0);
|
|
|
|
/* set the XTAL32_EXISTS bit */
|
|
/* the datasheet says to do this after you've check that RTC_COUNT is changing */
|
|
/* the datasheet is not correct */
|
|
set_bit(*CRM_SYS_CNTL,5);
|
|
{
|
|
static volatile uint32_t old;
|
|
old = *CRM_RTC_COUNT;
|
|
putstr("waiting for xtal\n\r");
|
|
while(*CRM_RTC_COUNT == old) {
|
|
continue;
|
|
}
|
|
/* RTC has started up */
|
|
|
|
set_bit(*CRM_SYS_CNTL,5);
|
|
putstr("32kHZ xtal started\n\r");
|
|
|
|
}
|
|
#endif
|
|
|
|
|
|
/* go to sleep */
|
|
|
|
// *CRM_WU_CNTL = 0; /* don't wake up */
|
|
*CRM_WU_CNTL = 0x1; /* enable wakeup from wakeup timer */
|
|
// *CRM_WU_TIMEOUT = 1875000; /* wake 10 sec later if doze */
|
|
#if USE_32KHZ
|
|
*CRM_WU_TIMEOUT = 327680*2;
|
|
#else
|
|
*CRM_WU_TIMEOUT = 20000; /* wake 10 sec later if hibernate ring osc */
|
|
#endif
|
|
|
|
/* hobby board: 2kHz = 11uA; 32kHz = 11uA */
|
|
// *CRM_SLEEP_CNTL = 1; /* hibernate, RAM page 0 only, don't retain state, don't power GPIO */ /* approx. 2kHz = 2.0uA */
|
|
/* hobby board: 2kHz = 18uA; 32kHz = 19uA */
|
|
// *CRM_SLEEP_CNTL = 0x41; /* hibernate, RAM page 0 only, retain state, don't power GPIO */ /* approx. 2kHz = 10.0uA */
|
|
/* hobby board: 2kHz = 20uA; 32kHz = 21uA */
|
|
// *CRM_SLEEP_CNTL = 0x51; /* hibernate, RAM page 0&1 only, retain state, don't power GPIO */ /* approx. 2kHz = 11.7uA */
|
|
/* hobby board: 2kHz = 22uA; 32kHz = 22.5uA */
|
|
// *CRM_SLEEP_CNTL = 0x61; /* hibernate, RAM page 0,1,2 only, retain state, don't power GPIO */ /* approx. 2kHz = 13.9uA */
|
|
/* hobby board: 2kHz = 24uA; 32kHz = 25uA */
|
|
*CRM_SLEEP_CNTL = 0x71; /* hibernate, all RAM pages, retain state, don't power GPIO */ /* approx. 2kHz = 16.1uA */
|
|
// *CRM_SLEEP_CNTL = 0xf1; /* hibernate, all RAM pages, retain state, power GPIO */ /* consumption depends on GPIO hookup */
|
|
|
|
// *CRM_SLEEP_CNTL = 2; /* doze , RAM page 0 only, don't retain state, don't power GPIO */ /* approx. 69.2 uA */
|
|
// *CRM_SLEEP_CNTL = 0x42; /* doze , RAM page 0 only, retain state, don't power GPIO */ /* approx. 77.3uA */
|
|
// *CRM_SLEEP_CNTL = 0x52; /* doze , RAM page 0&1 only, retain state, don't power GPIO */ /* approx. 78.9uA */
|
|
// *CRM_SLEEP_CNTL = 0x62; /* doze , RAM page 0,1,2 only, retain state, don't power GPIO */ /* approx. 81.2uA */
|
|
// *CRM_SLEEP_CNTL = 0x72; /* doze , all RAM pages, retain state, don't power GPIO */ /* approx. 83.4uA - possibly with periodic refresh*/
|
|
// *CRM_SLEEP_CNTL = 0xf2; /* doze , all RAM pages, retain state, power GPIO */ /* consumption depends on GPIO hookup */
|
|
|
|
|
|
/* wait for the sleep cycle to complete */
|
|
while((*CRM_STATUS & 0x1) == 0) { continue; }
|
|
/* write 1 to sleep_sync --- this clears the bit (it's a r1wc bit) and powers down */
|
|
*CRM_STATUS = 1;
|
|
|
|
/* asleep */
|
|
|
|
/* wait for the awake cycle to complete */
|
|
while((*CRM_STATUS & 0x1) == 0) { continue; }
|
|
/* write 1 to sleep_sync --- this clears the bit (it's a r1wc bit) and finishes wakeup */
|
|
*CRM_STATUS = 1;
|
|
|
|
putstr("\n\r\n\r\n\r");
|
|
putstr("0x00401ffc: ");
|
|
put_hex32(*mem32(0x00401ffc));
|
|
putstr("\r\n");
|
|
putstr("0x00407ffc: ");
|
|
put_hex32(*mem32(0x00407ffc));
|
|
putstr("\r\n");
|
|
putstr("0x0040fffc: ");
|
|
put_hex32(*mem32(0x0040fffc));
|
|
putstr("\r\n");
|
|
putstr("0x00410000: ");
|
|
put_hex32(*mem32(0x00410000));
|
|
putstr("\r\n");
|
|
|
|
*GPIO_PAD_DIR0 = LED_RED;
|
|
#define DELAY 400000
|
|
|
|
volatile uint32_t i;
|
|
while(1) {
|
|
|
|
*GPIO_DATA0 = LED_RED;
|
|
|
|
for(i=0; i<DELAY; i++) { continue; }
|
|
|
|
*GPIO_DATA0 = 0;
|
|
|
|
for(i=0; i<DELAY; i++) { continue; }
|
|
|
|
};
|
|
}
|
|
|