deac/osd-contiki
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

removed redundant code - configuration of basic clock subsystem in clock and rtimer_arch

Browse source
This commit is contained in:
joxe 2007-09-03 19:22:37 +00:00
parent 6441821fc3
commit aaae9f4cf8
2 changed files with 3 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
cpu/msp430/clock.c
View file

@ -28,7 +28,7 @@
* *
* This file is part of the Contiki operating system. * This file is part of the Contiki operating system.
* *
* @(#)$Id: clock.c,v 1.7 2007/05/22 20:59:27 adamdunkels Exp $ * @(#)$Id: clock.c,v 1.8 2007/09/03 19:22:37 joxe Exp $
*/ */
@ -120,8 +120,6 @@ clock_init(void)
count = 0; count = 0;
BCSCTL1 &= ~(DIVA1 + DIVA0); /* remove /8 divisor from ACLK again */
/* Enable interrupts. */ /* Enable interrupts. */
eint(); eint();

6
cpu/msp430/rtimer-arch.c
View file

@ -28,7 +28,7 @@
* *
* This file is part of the Contiki operating system. * This file is part of the Contiki operating system.
* *
* $Id: rtimer-arch.c,v 1.4 2007/05/22 20:59:47 adamdunkels Exp $ * $Id: rtimer-arch.c,v 1.5 2007/09/03 19:22:37 joxe Exp $
*/ */
/** /**
@ -69,7 +69,7 @@ rtimer_arch_init(void)
dint(); dint();
offset = 0; offset = 0;
/* Select SMCLK (2.4576MHz), clear TAR; This makes the rtimer count /* Select SMCLK (2.4576MHz), clear TAR; This makes the rtimer count
the number of processor cycles executed by the CPU. */ the number of processor cycles executed by the CPU. */
//TBCTL = TBSSEL1 | TBCLR; //TBCTL = TBSSEL1 | TBCLR;
@ -82,8 +82,6 @@ rtimer_arch_init(void)
/* Start Timer_B in continuous mode. */ /* Start Timer_B in continuous mode. */
TBCTL |= MC1; TBCTL |= MC1;
BCSCTL1 &= ~(DIVA1 + DIVA0); /* remove /8 divisor from ACLK again */
/* Enable interrupts. */ /* Enable interrupts. */
eint(); eint();
} }