deac/osd-contiki
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

Clock the GPT module only when we need it

Browse source
This commit is contained in:
George Oikonomou 2015-05-01 15:41:35 +01:00
parent b7e7d48f0b
commit 9d97dee00b
1 changed files with 14 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

14
cpu/cc26xx/clock.c
View file

@ -155,11 +155,19 @@ clock_wait(clock_time_t i)
void void
clock_delay_usec(uint16_t len) clock_delay_usec(uint16_t len)
{ {
uint32_t clock_status;
if(ti_lib_prcm_power_domain_status(PRCM_DOMAIN_PERIPH) != if(ti_lib_prcm_power_domain_status(PRCM_DOMAIN_PERIPH) !=
PRCM_DOMAIN_POWER_ON) { PRCM_DOMAIN_POWER_ON) {
power_domain_on(); power_domain_on();
} }
clock_status = HWREG(PRCM_BASE + PRCM_O_GPTCLKGR) & PRCM_GPIOCLKGR_CLK_EN;
ti_lib_prcm_peripheral_run_enable(PRCM_PERIPH_TIMER0);
ti_lib_prcm_load_set();
while(!ti_lib_prcm_load_get());
ti_lib_timer_load_set(GPT0_BASE, TIMER_B, len); ti_lib_timer_load_set(GPT0_BASE, TIMER_B, len);
ti_lib_timer_enable(GPT0_BASE, TIMER_B); ti_lib_timer_enable(GPT0_BASE, TIMER_B);
@ -168,6 +176,12 @@ clock_delay_usec(uint16_t len)
* function, hence the direct register access here * function, hence the direct register access here
*/ */
while(HWREG(GPT0_BASE + GPT_O_CTL) & GPT_CTL_TBEN); while(HWREG(GPT0_BASE + GPT_O_CTL) & GPT_CTL_TBEN);
if(clock_status == 0) {
ti_lib_prcm_peripheral_run_disable(PRCM_PERIPH_TIMER0);
ti_lib_prcm_load_set();
while(!ti_lib_prcm_load_get());
}
} }
/*---------------------------------------------------------------------------*/ /*---------------------------------------------------------------------------*/
/** /**