added maca files that got missed.
This commit is contained in:
Mariano Alvira
parent
c99929db6c
commit
7c55a53876
409
include/maca.h
Normal file
409
include/maca.h
Normal file
|
|
@ -0,0 +1,409 @@
|
||||||
|
#ifndef _MACA_H_
|
||||||
|
#define _MACA_H_
|
||||||
|
|
||||||
|
#include "embedded_types.h"
|
||||||
|
|
||||||
|
#define MACA_BASE 0x80004000
|
||||||
|
#define MACA_RESET 0x80004004
|
||||||
|
#define MACA_RANDOM 0x80004008
|
||||||
|
#define MACA_CONTROL 0x8000400c
|
||||||
|
#define MACA_STATUS 0x80004010
|
||||||
|
#define MACA_DMARX 0x80004080
|
||||||
|
#define MACA_DMATX 0x80004084
|
||||||
|
#define MACA_GETRXLVL 0x80004098
|
||||||
|
#define MACA_PREAMBLE 0x8000411c
|
||||||
|
|
||||||
|
#define gMACA_Clock_DIV_c 95
|
||||||
|
|
||||||
|
void init_phy(void);
|
||||||
|
|
||||||
|
//rom_base_adr equ 0x00000000 ; rom base address
|
||||||
|
//ram_base_adr equ 0x00400000 ; ram base address
|
||||||
|
//ram0_base_adr equ 0x00400000 ; ram0 base address (2K words = 8K
|
||||||
|
//bytes)
|
||||||
|
//ram1_base_adr equ 0x00402000 ; ram1 base address (6K words = 24K
|
||||||
|
//bytes)
|
||||||
|
//ram2_base_adr equ 0x00408000 ; ram2 base address (8K words = 32K
|
||||||
|
//bytes)
|
||||||
|
//ram3_base_adr equ 0x00410000 ; ram3 base address (8K words
|
||||||
|
enum {
|
||||||
|
cc_success = 0,
|
||||||
|
cc_timeout = 1,
|
||||||
|
cc_channel_busy = 2,
|
||||||
|
cc_crc_fail = 3,
|
||||||
|
cc_aborted = 4,
|
||||||
|
cc_no_ack = 5,
|
||||||
|
cc_no_data = 6,
|
||||||
|
cc_late_start = 7,
|
||||||
|
cc_ext_timeout = 8,
|
||||||
|
cc_ext_pnd_timeout = 9,
|
||||||
|
cc_nc1 = 10,
|
||||||
|
cc_nc2 = 11,
|
||||||
|
cc_nc3 = 12,
|
||||||
|
cc_cc_external_abort= 13,
|
||||||
|
cc_not_completed = 14,
|
||||||
|
cc_bus_error = 15
|
||||||
|
};
|
||||||
|
//control codes for mode bits
|
||||||
|
|
||||||
|
enum {
|
||||||
|
control_mode_no_cca = 0,
|
||||||
|
control_mode_non_slotted = (1<<3),
|
||||||
|
control_mode_slotted = (1<<4)
|
||||||
|
};
|
||||||
|
//control codes for sequence bits
|
||||||
|
enum {
|
||||||
|
control_seq_nop = 0,
|
||||||
|
control_seq_abort = 1,
|
||||||
|
control_seq_wait = 2,
|
||||||
|
control_seq_tx = 3,
|
||||||
|
control_seq_rx = 4,
|
||||||
|
control_seq_txpoll = 5,
|
||||||
|
control_seq_cca = 6,
|
||||||
|
control_seq_ed = 7
|
||||||
|
};
|
||||||
|
|
||||||
|
#define maca_status_cc_mask (0x0F)
|
||||||
|
|
||||||
|
#define maca_reset_rst (1<<0)
|
||||||
|
#define maca_reset_cln_on (1<<1)
|
||||||
|
|
||||||
|
#define maca_frmpnd_data_pending (1<<0)
|
||||||
|
#define maca_frmpnd_no_data_pending (0x00)
|
||||||
|
|
||||||
|
#define maca_txlen_max_rxlen (127<<16)
|
||||||
|
|
||||||
|
#define max_rx_ackwnd_slotted_mode (0xFFF<<16)
|
||||||
|
#define max_rx_ackwnd_normal_mode (0xFFF)
|
||||||
|
|
||||||
|
|
||||||
|
#define control_pre_count (7<<16) /* preamble reapeat counter */
|
||||||
|
#define control_rst_slot (1<<15) /* reset slot counter */
|
||||||
|
#define control_role (1<<13) /* set if PAN coordinator */
|
||||||
|
#define control_nofc (1<<12) /* set to disable FCS */
|
||||||
|
#define control_prm (1<<11) /* set for promiscuous mode */
|
||||||
|
#define control_relative (1<<10) /* 1 for relative, 0 for absolute */
|
||||||
|
#define control_asap (1<<9) /* 1 start now, 0 timer start */
|
||||||
|
#define control_bcn (1<<8) /* 1 beacon only, 0 for a */
|
||||||
|
#define control_auto (1<<7) /* 1 continuous rx, rx only once */
|
||||||
|
#define control_lfsr (1<<6) /* 1 use polynomial for Turbolink */
|
||||||
|
|
||||||
|
#define maca_irq_strt (1<<15) /*
|
||||||
|
STRT
|
||||||
|
Bit 15
|
||||||
|
Action Started Interrupt—An auto-sequence is started, either
|
||||||
|
immediately or by timer trigger.
|
||||||
|
1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
*/
|
||||||
|
#define maca_irq_sync (1<<14) /*
|
||||||
|
SYNC
|
||||||
|
Bit 14
|
||||||
|
Sync Detected Interrupt—The modem has detected the beginning
|
||||||
|
of a new packet
|
||||||
|
1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
*/
|
||||||
|
#define maca_irq_cm (1<<13) /*
|
||||||
|
CM
|
||||||
|
Bit 13
|
||||||
|
Complete Clock Interrupt—The complete clock has generated a
|
||||||
|
trigger.
|
||||||
|
1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
*/
|
||||||
|
#define maca_irq_crc (1<<12) /*
|
||||||
|
CRC
|
||||||
|
Bit 12
|
||||||
|
Checksum Failed Interrupt—The checksum failed for the received
|
||||||
|
packet.
|
||||||
|
1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
*/
|
||||||
|
#define maca_irq_flt (1<<11) /*
|
||||||
|
FLT
|
||||||
|
Bit 11
|
||||||
|
Filter Failed Interrupt—The receive header filter failed. 1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
SFT
|
||||||
|
Bit 10
|
||||||
|
Soft Complete Clock Interrupt—The soft complete clock has
|
||||||
|
generated a trigger.
|
||||||
|
1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
*/
|
||||||
|
#define maca_irq_sftclk (1<<10)
|
||||||
|
|
||||||
|
#define maca_irq_lvl (1<<9) /*
|
||||||
|
LVL
|
||||||
|
Bit 9
|
||||||
|
FIFO Level interrupt—The receive FIFO level is reached or
|
||||||
|
exceeded.
|
||||||
|
1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
Bit 8-5 Reserved bits—Read as zero and written with zero for future
|
||||||
|
compatibility. N/A
|
||||||
|
*/
|
||||||
|
#define maca_irq_rst (1<<4) /*
|
||||||
|
RST
|
||||||
|
Bit 4
|
||||||
|
Reset Interrupt—A non maskable reset interrupt detected (TBD!!!) 1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
WU
|
||||||
|
Bit 3
|
||||||
|
Wake-up Interrupt—Low power mode has been exited (TBD in
|
||||||
|
connection with CCM module).
|
||||||
|
1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
*/
|
||||||
|
#define maca_irq_wu (1<<3)
|
||||||
|
|
||||||
|
#define maca_irq_di (1<<2) /*
|
||||||
|
DI
|
||||||
|
Bit 2
|
||||||
|
Data Indication Interrupt—During receive, a packet has been
|
||||||
|
successfully received.
|
||||||
|
1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
*/
|
||||||
|
#define maca_irq_poll (1<<1) /*
|
||||||
|
POLL
|
||||||
|
Bit 1
|
||||||
|
Poll Indication Interrupt—Issued when data request received (and
|
||||||
|
before ACK transmitted). MCU may then set MACA_FRMPND and
|
||||||
|
prepare fast response. TBD: Shall this be skipped if
|
||||||
|
MACA_FRMPND is clear?
|
||||||
|
1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
*/
|
||||||
|
#define maca_irq_acpl (1<<0) /*
|
||||||
|
ACPL
|
||||||
|
Action Complete Interrupt—Marks the completion of a complete
|
||||||
|
auto-sequence.
|
||||||
|
1 = Clear interrupt source
|
||||||
|
0 = Leave source untouched
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
#define maca_start_clk (1<<0)/*
|
||||||
|
TMREN & TMRDIS enable/disable start clock
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define maca_cpl_clk (1<<1)/*
|
||||||
|
TMREN & TMRDIS enable/disable complete clock
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define maca_soft_clk (1<<2)/*
|
||||||
|
TMREN & TMRDIS enable/disable soft complete clock
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define maca_abort_start_clk (1<<3)/*
|
||||||
|
TMRDIS abort start clock
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define maca_abort_cpl_clk (1<<4)/*
|
||||||
|
TMRDIS abort complete clock
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define maca_abort_soft_clk (1<<5)/*
|
||||||
|
TMRDIS abort soft complete clock
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
#define maca_version (*((volatile uint32_t *)(0x80004000)))
|
||||||
|
#define maca_reset (*((volatile uint32_t *)(0x80004004)))
|
||||||
|
#define maca_random (*((volatile uint32_t *)(0x80004008)))
|
||||||
|
#define maca_control (*((volatile uint32_t *)(0x8000400c)))
|
||||||
|
#define maca_status (*((volatile uint32_t *)(0x80004010)))
|
||||||
|
#define maca_frmpnd (*((volatile uint32_t *)(0x80004014)))
|
||||||
|
|
||||||
|
#define maca_edvalue (*((volatile uint32_t *)(0x8000401c)))
|
||||||
|
#define maca_tmren (*((volatile uint32_t *)(0x80004040)))
|
||||||
|
#define maca_tmrdis (*((volatile uint32_t *)(0x80004044)))
|
||||||
|
#define maca_clk (*((volatile uint32_t *)(0x80004048)))
|
||||||
|
#define maca_startclk (*((volatile uint32_t *)(0x8000404c)))
|
||||||
|
#define maca_cplclk (*((volatile uint32_t *)(0x80004050)))
|
||||||
|
#define maca_sftclk (*((volatile uint32_t *)(0x80004054)))
|
||||||
|
#define maca_clkoffset (*((volatile uint32_t *)(0x80004058)))
|
||||||
|
#define maca_relclk (*((volatile uint32_t *)(0x8000405c)))
|
||||||
|
#define maca_cpltim (*((volatile uint32_t *)(0x80004060)))
|
||||||
|
#define maca_slotoffset (*((volatile uint32_t *)(0x80004064)))
|
||||||
|
#define maca_timestamp (*((volatile uint32_t *)(0x80004068)))
|
||||||
|
#define maca_dmarx (*((volatile uint32_t *)(0x80004080)))
|
||||||
|
#define maca_dmatx (*((volatile uint32_t *)(0x80004084)))
|
||||||
|
#define maca_dmatxpoll (*((volatile uint32_t *)(0x80004088)))
|
||||||
|
#define maca_txlen (*((volatile uint32_t *)(0x8000408c)))
|
||||||
|
#define maca_txseqnr (*((volatile uint32_t *)(0x80004090)))
|
||||||
|
#define maca_setrxlvl (*((volatile uint32_t *)(0x80004094)))
|
||||||
|
#define maca_getrxlvl (*((volatile uint32_t *)(0x80004098)))
|
||||||
|
#define maca_irq (*((volatile uint32_t *)(0x800040c0)))
|
||||||
|
#define maca_clrirq (*((volatile uint32_t *)(0x800040c4)))
|
||||||
|
#define maca_setirq (*((volatile uint32_t *)(0x800040c8)))
|
||||||
|
#define maca_maskirq (*((volatile uint32_t *)(0x800040cc)))
|
||||||
|
#define maca_panid (*((volatile uint32_t *)(0x80004100)))
|
||||||
|
#define maca_addr16 (*((volatile uint32_t *)(0x80004104)))
|
||||||
|
#define maca_maca64hi (*((volatile uint32_t *)(0x80004108)))
|
||||||
|
#define maca_maca64lo (*((volatile uint32_t *)(0x8000410c)))
|
||||||
|
#define maca_fltrej (*((volatile uint32_t *)(0x80004110)))
|
||||||
|
#define maca_divider (*((volatile uint32_t *)(0x80004114)))
|
||||||
|
#define maca_warmup (*((volatile uint32_t *)(0x80004118)))
|
||||||
|
#define maca_preamble (*((volatile uint32_t *)(0x8000411c)))
|
||||||
|
#define maca_whiteseed (*((volatile uint32_t *)(0x80004120)))
|
||||||
|
#define maca_framesync (*((volatile uint32_t *)(0x80004124)))
|
||||||
|
#define maca_framesync2 (*((volatile uint32_t *)(0x80004128)))
|
||||||
|
#define maca_txackdelay (*((volatile uint32_t *)(0x80004140)))
|
||||||
|
#define maca_rxackdelay (*((volatile uint32_t *)(0x80004144)))
|
||||||
|
#define maca_eofdelay (*((volatile uint32_t *)(0x80004148)))
|
||||||
|
#define maca_ccadelay (*((volatile uint32_t *)(0x8000414c)))
|
||||||
|
#define maca_rxend (*((volatile uint32_t *)(0x80004150)))
|
||||||
|
#define maca_txccadelay (*((volatile uint32_t *)(0x80004154)))
|
||||||
|
#define maca_key3 (*((volatile uint32_t *)(0x80004158)))
|
||||||
|
#define maca_key2 (*((volatile uint32_t *)(0x80004158)))
|
||||||
|
#define maca_key1 (*((volatile uint32_t *)(0x80004158)))
|
||||||
|
#define maca_key0 (*((volatile uint32_t *)(0x80004158)))
|
||||||
|
|
||||||
|
|
||||||
|
typedef union maca_version_reg_tag
|
||||||
|
{
|
||||||
|
struct
|
||||||
|
{
|
||||||
|
uint32_t MINOR:8;
|
||||||
|
uint32_t RESERVED1:8;
|
||||||
|
uint32_t MAJOR:8;
|
||||||
|
uint32_t RESERVED2:8;
|
||||||
|
} Bits;
|
||||||
|
uint32_t Reg;
|
||||||
|
} maca_version_reg_t;
|
||||||
|
|
||||||
|
#define maca_version_reg_st ((maca_version_reg_t)(maca_version))
|
||||||
|
|
||||||
|
|
||||||
|
typedef union maca_reset_reg_tag
|
||||||
|
{
|
||||||
|
struct
|
||||||
|
{
|
||||||
|
uint32_t RESERVED:30;
|
||||||
|
uint32_t CLK_ON:1;
|
||||||
|
uint32_t RST:1;
|
||||||
|
} Bits;
|
||||||
|
uint32_t Reg;
|
||||||
|
} maca_reset_reg_t;
|
||||||
|
|
||||||
|
#define maca_reset_reg_st ((maca_reset_reg_t)(maca_reset))
|
||||||
|
|
||||||
|
|
||||||
|
typedef union maca_ctrl_reg_tag
|
||||||
|
{
|
||||||
|
struct
|
||||||
|
{
|
||||||
|
uint32_t RESERVED:11;
|
||||||
|
uint32_t ISM:1;
|
||||||
|
uint32_t PRE_COUNT:4;
|
||||||
|
uint32_t RSTO:1;
|
||||||
|
uint32_t RSV:1;
|
||||||
|
uint32_t ROLE:1;
|
||||||
|
uint32_t NOFC:1;
|
||||||
|
uint32_t PRM:1;
|
||||||
|
uint32_t rel:1;
|
||||||
|
uint32_t ASAP:1;
|
||||||
|
uint32_t BCN:1;
|
||||||
|
uint32_t AUTO:1;
|
||||||
|
uint32_t LFSR:1;
|
||||||
|
uint32_t TM:1;
|
||||||
|
uint32_t MODE:2;
|
||||||
|
uint32_t SEQUENCE:3;
|
||||||
|
} Bits;
|
||||||
|
uint32_t Reg;
|
||||||
|
} maca_ctrl_reg_t;
|
||||||
|
|
||||||
|
#define maca_control_ism (1<<20)
|
||||||
|
#define maca_control_zigbee (~maca_control_ism)
|
||||||
|
|
||||||
|
#define maca_ctrl_reg_st ((maca_ctrl_reg_t *)(&maca_reset))
|
||||||
|
#define _set_maca_test_mode(x) (maca_ctrl_reg_st->Bits.TM = x)
|
||||||
|
#define _set_maca_sequence(x) (maca_ctrl_reg_st->Bits.SEQUENCE = x)
|
||||||
|
#define _set_maca_asap(x) (maca_ctrl_reg_st->Bits.ASAP = x)
|
||||||
|
|
||||||
|
|
||||||
|
#define MACA_CTRL_ZIGBEE_MODE (0)
|
||||||
|
#define MACA_CTRL_ISM_MODE (1)
|
||||||
|
#define MACA_CTRL_PRM_NORMAL_MODE (0)
|
||||||
|
#define MACA_CTRL_PRM_PROMISCUOUS_MODE (1)
|
||||||
|
#define MACA_CTRL_BCN_ALL (0)
|
||||||
|
#define MACA_CTRL_BCN_BEACON (1)
|
||||||
|
#define MACA_CTRL_TM_NORMAL (0)
|
||||||
|
#define MACA_CTRL_TM_TEST (1)
|
||||||
|
#define MACA_CTRL_MODE_NO_CCA (0)
|
||||||
|
#define MACA_CTRL_MODE_NON_SLOTTED (1)
|
||||||
|
#define MACA_CTRL_MODE_SLOTTED (2)
|
||||||
|
|
||||||
|
|
||||||
|
typedef union maca_status_reg_tag
|
||||||
|
{
|
||||||
|
struct
|
||||||
|
{
|
||||||
|
uint32_t RESERVED:16;
|
||||||
|
uint32_t TO:1;
|
||||||
|
uint32_t CRC:1;
|
||||||
|
uint32_t BUSY:1;
|
||||||
|
uint32_t OVR:1;
|
||||||
|
uint32_t zigbee:1;
|
||||||
|
uint32_t :7;
|
||||||
|
uint32_t COMPLETE_CODE:4;
|
||||||
|
} Bits;
|
||||||
|
uint32_t Reg;
|
||||||
|
} maca_status_reg_t;
|
||||||
|
|
||||||
|
|
||||||
|
typedef enum maca_freq_chann_tag
|
||||||
|
{
|
||||||
|
SMAC_CHANN_11 = 0,
|
||||||
|
SMAC_CHANN_12,
|
||||||
|
SMAC_CHANN_13,
|
||||||
|
SMAC_CHANN_14,
|
||||||
|
SMAC_CHANN_15,
|
||||||
|
SMAC_CHANN_16,
|
||||||
|
SMAC_CHANN_17,
|
||||||
|
SMAC_CHANN_18,
|
||||||
|
SMAC_CHANN_19,
|
||||||
|
SMAC_CHANN_20,
|
||||||
|
SMAC_CHANN_21,
|
||||||
|
SMAC_CHANN_22,
|
||||||
|
SMAC_CHANN_23,
|
||||||
|
SMAC_CHANN_24,
|
||||||
|
SMAC_CHANN_25,
|
||||||
|
SMAC_CHANN_26,
|
||||||
|
MAX_SMAC_CHANNELS
|
||||||
|
} maca_freq_chann_t;
|
||||||
|
|
||||||
|
|
||||||
|
typedef union maca_maskirq_reg_tag
|
||||||
|
{
|
||||||
|
struct
|
||||||
|
{
|
||||||
|
uint32_t RESERVED1:16;
|
||||||
|
uint32_t STRT:1;
|
||||||
|
uint32_t SYNC:1;
|
||||||
|
uint32_t CM:1;
|
||||||
|
uint32_t CRC:1;
|
||||||
|
uint32_t FLT:1;
|
||||||
|
uint32_t SFT:1;
|
||||||
|
uint32_t LVL:1;
|
||||||
|
uint32_t RESERVED0:4;
|
||||||
|
uint32_t NOT_USED1:1;
|
||||||
|
uint32_t NOT_USED0:1;
|
||||||
|
uint32_t DI:1;
|
||||||
|
uint32_t POLL:1;
|
||||||
|
uint32_t ACPL:1;
|
||||||
|
} Bits;
|
||||||
|
uint32_t Reg;
|
||||||
|
} maca_maskirq_reg_t;
|
||||||
|
|
||||||
|
#define SMAC_MACA_CNTL_INIT_STATE ( control_prm | control_nofc | control_mode_non_slotted )
|
||||||
|
|
||||||
|
#define MACA_WRITE(reg, src) (reg = src)
|
||||||
|
#define MACA_READ(reg) reg
|
||||||
|
|
||||||
|
|
||||||
|
#endif // _MACA_H_
|
||||||
|
|
||||||
27
src/maca.c
Normal file
27
src/maca.c
Normal file
|
|
@ -0,0 +1,27 @@
|
||||||
|
#include "maca.h"
|
||||||
|
|
||||||
|
|
||||||
|
void init_phy(void)
|
||||||
|
{
|
||||||
|
volatile uint32_t cnt;
|
||||||
|
|
||||||
|
maca_reset = maca_reset_rst;
|
||||||
|
|
||||||
|
for(cnt=0; cnt < 100; cnt++);
|
||||||
|
|
||||||
|
maca_reset = maca_reset_cln_on;
|
||||||
|
maca_control = control_seq_nop;
|
||||||
|
#define DELAY 400000
|
||||||
|
for(cnt=0; cnt < DELAY; cnt++);
|
||||||
|
|
||||||
|
maca_tmren = maca_start_clk | maca_cpl_clk;
|
||||||
|
maca_divider = gMACA_Clock_DIV_c;
|
||||||
|
maca_warmup = 0x00180012;
|
||||||
|
maca_eofdelay = 0x00000004;
|
||||||
|
maca_ccadelay = 0x001a0022;
|
||||||
|
maca_txccadelay = 0x00000025;
|
||||||
|
maca_framesync = 0x000000A7;
|
||||||
|
maca_clk = 0x00000008;
|
||||||
|
maca_maskirq = 0; //(maca_irq_cm | maca_irq_acpl | maca_irq_rst | maca_irq_di | maca_irq_crc | maca_irq_flt );
|
||||||
|
maca_slotoffset = 0x00350000;
|
||||||
|
}
|
||||||
Loading…
Reference in a new issue