deac/osd-contiki
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

added a few comments

Browse source
This commit is contained in:
Mariano Alvira 2009-05-11 17:03:20 -04:00
parent 4ca63b9b86
commit 5dbd9aa02f
1 changed files with 6 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
tests/sleep.c
View file

@ -50,16 +50,17 @@ __attribute__ ((section ("startup"))) void main(void) {
// reg32(CRM_SLEEP_CNTL) = 0x72; /* doze , RAM page 0&1 only, retain state, don't power GPIO */ /* approx. 83.4uA - possibly with periodic refresh*/ // reg32(CRM_SLEEP_CNTL) = 0x72; /* doze , RAM page 0&1 only, retain state, don't power GPIO */ /* approx. 83.4uA - possibly with periodic refresh*/
// reg32(CRM_SLEEP_CNTL) = 0xf2; /* doze , RAM page 0&1 only, retain state, power GPIO */ /* approx. 82.8uA - possibly with periodic refresh*/ // reg32(CRM_SLEEP_CNTL) = 0xf2; /* doze , RAM page 0&1 only, retain state, power GPIO */ /* approx. 82.8uA - possibly with periodic refresh*/
/* wait for the sleep cycle to complete */
while((reg32(CRM_STATUS) & 0x1) == 0) { continue; } while((reg32(CRM_STATUS) & 0x1) == 0) { continue; }
/* write 1 to sleep_sync --- this clears the bit (it's a r1wc bit) and powers down */
reg32(CRM_STATUS) = 1; /* write 1 to sleep_sync --- this clears the bit (it's a r1wc bit) and powers down */ reg32(CRM_STATUS) = 1;
/* asleep */ /* asleep */
/* wait for the awake cycle to complete */
while((reg32(CRM_STATUS) & 0x1) == 0) { continue; } while((reg32(CRM_STATUS) & 0x1) == 0) { continue; }
/* write 1 to sleep_sync --- this clears the bit (it's a r1wc bit) and finishes wakeup */
reg32(CRM_STATUS) = 1; /* write 1 to sleep_sync --- this clears the bit (it's a r1wc bit) and finishes wakeup */ reg32(CRM_STATUS) = 1;
volatile uint32_t i; volatile uint32_t i;
while(1) { while(1) {