bugfix blockmode, 8 Hz dutycyle as standard

This commit is contained in:
Harald Pichler 2013-11-15 13:47:15 +01:00
parent 1093989aef
commit 34d64b4eb0
2 changed files with 3 additions and 1 deletions

View file

@ -700,10 +700,12 @@ ISR(TRX24_TX_END_vect)
rf230_txendwait=0;
}
extern volatile uint8_t rf230_pending;
/* Frame address has matched ours */
ISR(TRX24_XAH_AMI_vect)
{
// DEBUGFLOW('8');
rf230_pending=1;
}
/* CCAED measurement has completed */