UART1 driver
This commit is contained in:
parent
574becc10e
commit
1fbc0aa5b7
2 changed files with 174 additions and 0 deletions
123
cpu/msp430/dev/uart1.c
Normal file
123
cpu/msp430/dev/uart1.c
Normal file
|
@ -0,0 +1,123 @@
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2006, Swedish Institute of Computer Science
|
||||||
|
* All rights reserved.
|
||||||
|
*
|
||||||
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
* modification, are permitted provided that the following conditions
|
||||||
|
* are met:
|
||||||
|
* 1. Redistributions of source code must retain the above copyright
|
||||||
|
* notice, this list of conditions and the following disclaimer.
|
||||||
|
* 2. Redistributions in binary form must reproduce the above copyright
|
||||||
|
* notice, this list of conditions and the following disclaimer in the
|
||||||
|
* documentation and/or other materials provided with the distribution.
|
||||||
|
* 3. Neither the name of the Institute nor the names of its contributors
|
||||||
|
* may be used to endorse or promote products derived from this software
|
||||||
|
* without specific prior written permission.
|
||||||
|
*
|
||||||
|
* THIS SOFTWARE IS PROVIDED BY THE INSTITUTE AND CONTRIBUTORS ``AS IS'' AND
|
||||||
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||||
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||||
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE INSTITUTE OR CONTRIBUTORS BE LIABLE
|
||||||
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
||||||
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
||||||
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
||||||
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||||||
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
||||||
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
||||||
|
* SUCH DAMAGE.
|
||||||
|
*
|
||||||
|
* @(#)$Id: uart1.c,v 1.1 2007/03/15 21:37:19 adamdunkels Exp $
|
||||||
|
*/
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Machine dependent MSP430 UART1 code.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <io.h>
|
||||||
|
#include <signal.h>
|
||||||
|
|
||||||
|
#include "dev/uart1.h"
|
||||||
|
|
||||||
|
/*---------------------------------------------------------------------------*/
|
||||||
|
void
|
||||||
|
uart1_writeb(unsigned char c)
|
||||||
|
{
|
||||||
|
/* Loop until the transmission buffer is available. */
|
||||||
|
while ((IFG2 & UTXIFG1) == 0);
|
||||||
|
|
||||||
|
/* Transmit the data. */
|
||||||
|
TXBUF1 = c;
|
||||||
|
}
|
||||||
|
/*---------------------------------------------------------------------------*/
|
||||||
|
int
|
||||||
|
putchar(int c)
|
||||||
|
{
|
||||||
|
uart1_writeb((char)c);
|
||||||
|
return c;
|
||||||
|
}
|
||||||
|
/*---------------------------------------------------------------------------*/
|
||||||
|
/**
|
||||||
|
* Initalize the RS232 port.
|
||||||
|
*
|
||||||
|
*/
|
||||||
|
void
|
||||||
|
uart1_init(unsigned long ubr)
|
||||||
|
{
|
||||||
|
/* RS232 */
|
||||||
|
P3DIR &= ~0x80; /* Select P37 for input (UART1RX) */
|
||||||
|
P3DIR |= 0x40; /* Select P36 for output (UART1TX) */
|
||||||
|
P3SEL |= 0xC0; /* Select P36,P37 for UART1{TX,RX} */
|
||||||
|
|
||||||
|
UCTL1 = SWRST | CHAR; /* 8-bit character, UART mode */
|
||||||
|
|
||||||
|
#if 0
|
||||||
|
U1RCTL &= ~URXEIE; /* even erroneous characters trigger interrupts */
|
||||||
|
#endif
|
||||||
|
|
||||||
|
UTCTL1 = SSEL1; /* UCLK = MCLK */
|
||||||
|
|
||||||
|
UBR01 = ubr;
|
||||||
|
UBR11 = ubr >> 8; /* always zero */
|
||||||
|
/*
|
||||||
|
* UMCTL1 values calculated using
|
||||||
|
* http://mspgcc.sourceforge.net/baudrate.html and are not
|
||||||
|
* complete. Also the table assumes that F_CPU = 2,457,600 Hz.
|
||||||
|
*/
|
||||||
|
switch(ubr) {
|
||||||
|
case UART1_BAUD2UBR(115200):
|
||||||
|
UMCTL1 = 0x4a;
|
||||||
|
break;
|
||||||
|
case UART1_BAUD2UBR(57600):
|
||||||
|
UMCTL1 = 0x5b;
|
||||||
|
break;
|
||||||
|
case UART1_BAUD2UBR(19600):
|
||||||
|
UMCTL1 = 0x4a;
|
||||||
|
break;
|
||||||
|
default:
|
||||||
|
UMCTL1 = 0x00;
|
||||||
|
}
|
||||||
|
|
||||||
|
ME2 &= ~USPIE1; /* USART1 SPI module disable */
|
||||||
|
ME2 |= (UTXE1 | URXE1); /* Enable USART1 TXD/RXD */
|
||||||
|
|
||||||
|
UCTL1 &= ~SWRST;
|
||||||
|
|
||||||
|
/* XXX Clear pending interrupts before enable!!! */
|
||||||
|
|
||||||
|
IE2 |= URXIE1; /* Enable USART1 RX interrupt */
|
||||||
|
}
|
||||||
|
/*---------------------------------------------------------------------------*/
|
||||||
|
interrupt(UART1RX_VECTOR)
|
||||||
|
uart1_interrupt(void)
|
||||||
|
{
|
||||||
|
/* Check status register for receive errors. */
|
||||||
|
if(URCTL1 & RXERR) {
|
||||||
|
volatile unsigned dummy;
|
||||||
|
dummy = RXBUF1; /* Clear error flags by forcing a dummy read. */
|
||||||
|
} else {
|
||||||
|
/* if(slip_input_byte(RXBUF1)) {
|
||||||
|
LPM4_EXIT;
|
||||||
|
}*/
|
||||||
|
}
|
||||||
|
}
|
||||||
|
/*---------------------------------------------------------------------------*/
|
51
cpu/msp430/dev/uart1.h
Normal file
51
cpu/msp430/dev/uart1.h
Normal file
|
@ -0,0 +1,51 @@
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2007, Swedish Institute of Computer Science.
|
||||||
|
* All rights reserved.
|
||||||
|
*
|
||||||
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
* modification, are permitted provided that the following conditions
|
||||||
|
* are met:
|
||||||
|
* 1. Redistributions of source code must retain the above copyright
|
||||||
|
* notice, this list of conditions and the following disclaimer.
|
||||||
|
* 2. Redistributions in binary form must reproduce the above copyright
|
||||||
|
* notice, this list of conditions and the following disclaimer in the
|
||||||
|
* documentation and/or other materials provided with the distribution.
|
||||||
|
* 3. Neither the name of the Institute nor the names of its contributors
|
||||||
|
* may be used to endorse or promote products derived from this software
|
||||||
|
* without specific prior written permission.
|
||||||
|
*
|
||||||
|
* THIS SOFTWARE IS PROVIDED BY THE INSTITUTE AND CONTRIBUTORS ``AS IS'' AND
|
||||||
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||||
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||||
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE INSTITUTE OR CONTRIBUTORS BE LIABLE
|
||||||
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
||||||
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
||||||
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
||||||
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||||||
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
||||||
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
||||||
|
* SUCH DAMAGE.
|
||||||
|
*
|
||||||
|
* This file is part of the Contiki operating system.
|
||||||
|
*
|
||||||
|
* $Id: uart1.h,v 1.1 2007/03/15 21:37:19 adamdunkels Exp $
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* \file
|
||||||
|
* A brief description of what this file is.
|
||||||
|
* \author
|
||||||
|
* Adam Dunkels <adam@sics.se>
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef __UART1_H__
|
||||||
|
#define __UART1_H__
|
||||||
|
|
||||||
|
#include "msp430.h"
|
||||||
|
|
||||||
|
#define UART1_BAUD2UBR(baud) ((MSP430_CPU_SPEED)/(baud))
|
||||||
|
|
||||||
|
void uart1_writeb(unsigned char c);
|
||||||
|
void uart1_init(unsigned long ubr);
|
||||||
|
|
||||||
|
#endif /* __UART1_H__ */
|
Loading…
Reference in a new issue